Top-down digital VLSI design from architectures to gate-level circuits and FPGAs

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Kaeslin, Hubert (VerfasserIn)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Amsterdam Morgan Kaufmann 2014
Schlagworte:
Online-Zugang:DE-1046
DE-860
DE-706
URL des Erstveröffentlichers
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

MARC

LEADER 00000nam a2200000zc 4500
001 BV044383329
003 DE-604
005 20220905
007 cr|uuu---uuuuu
008 170630s2014 xx o|||| 00||| eng d
020 |a 9780128007723  |c Online  |9 978-0-12-800772-3 
020 |a 0128007729  |9 0-12-800772-9 
035 |a (ZDB-33-ESD)ocn893630812 
035 |a (ZDB-30-PQE)5754464 
035 |a (OCoLC)893630812 
035 |a (DE-599)BVBBV044383329 
040 |a DE-604  |b ger  |e aacr 
041 0 |a eng 
049 |a DE-1046  |a DE-706 
082 0 |a 621.395  |2 23 
100 1 |a Kaeslin, Hubert  |e Verfasser  |4 aut 
245 1 0 |a Top-down digital VLSI design  |b from architectures to gate-level circuits and FPGAs  |c Hubert Kaeslin 
264 1 |a Amsterdam  |b Morgan Kaufmann  |c 2014 
300 |a 1 Online-Ressource (599 Seiten) 
336 |b txt  |2 rdacontent 
337 |b c  |2 rdamedia 
338 |b cr  |2 rdacarrier 
500 |a Top-Down VLSI Design: From Architectures to Gate-Level Circuits and FPGAs represents a unique approach to learning digital design. Developed from more than 20 years teaching circuit design, Doctor Kaeslin's approach follows the natural VLSI design flow and makes circuit design accessible for professionals with a background in systems engineering or digital signal processing. It begins with hardware architecture and promotes a system-level view, first considering the type of intended application and letting that guide your design choices. Doctor Kaeslin presents modern considerations for handling circuit complexity, throughput, and energy efficiency while preserving functionality. The book focuses on application-specific integrated circuits (ASICs), which along with FPGAs are increasingly used to develop products with applications in telecommunications, IT security, biomedical, automotive, and computer vision industries. Topics include field-programmable logic, algorithms, verification, modeling hardware, synchronous clocking, and more 
650 7 |a Integrated circuits / Very large scale integration / Design and construction  |2 fast 
650 4 |a Integrated circuits  |x Very large scale integration  |x Design and construction 
856 4 0 |u http://www.sciencedirect.com/science/book/9780128007303  |x Verlag  |z URL des Erstveröffentlichers  |3 Volltext 
912 |a ZDB-33-ESD 
912 |a ZDB-33-EBS 
912 |a ZDB-30-PQE 
943 1 |a oai:aleph.bib-bvb.de:BVB01-029785550 
966 e |u http://www.sciencedirect.com/science/book/9780128007303  |l DE-1046  |p ZDB-33-ESD  |q FAW_PDA_ESD  |x Verlag  |3 Volltext 
966 e |u http://www.sciencedirect.com/science/book/9780128007303  |l DE-860  |p ZDB-33-ESD  |q FLA_PDA_ESD  |x Verlag  |3 Volltext 
966 e |u https://ebookcentral.proquest.com/lib/unibwm/detail.action?docID=5754464  |l DE-706  |p ZDB-30-PQE  |q UBY01_Einzelkauf22  |x Verlag  |3 Volltext 

Datensatz im Suchindex

_version_ 1819300281605685248
any_adam_object
author Kaeslin, Hubert
author_facet Kaeslin, Hubert
author_role aut
author_sort Kaeslin, Hubert
author_variant h k hk
building Verbundindex
bvnumber BV044383329
collection ZDB-33-ESD
ZDB-33-EBS
ZDB-30-PQE
ctrlnum (ZDB-33-ESD)ocn893630812
(ZDB-30-PQE)5754464
(OCoLC)893630812
(DE-599)BVBBV044383329
dewey-full 621.395
dewey-hundreds 600 - Technology (Applied sciences)
dewey-ones 621 - Applied physics
dewey-raw 621.395
dewey-search 621.395
dewey-sort 3621.395
dewey-tens 620 - Engineering and allied operations
discipline Elektrotechnik / Elektronik / Nachrichtentechnik
format Electronic
eBook
fullrecord <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02796nam a2200421zc 4500</leader><controlfield tag="001">BV044383329</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20220905 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">170630s2014 xx o|||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780128007723</subfield><subfield code="c">Online</subfield><subfield code="9">978-0-12-800772-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0128007729</subfield><subfield code="9">0-12-800772-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-33-ESD)ocn893630812</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-30-PQE)5754464</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)893630812</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV044383329</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-1046</subfield><subfield code="a">DE-706</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">23</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Kaeslin, Hubert</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Top-down digital VLSI design</subfield><subfield code="b">from architectures to gate-level circuits and FPGAs</subfield><subfield code="c">Hubert Kaeslin</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">Morgan Kaufmann</subfield><subfield code="c">2014</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (599 Seiten)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Top-Down VLSI Design: From Architectures to Gate-Level Circuits and FPGAs represents a unique approach to learning digital design. Developed from more than 20 years teaching circuit design, Doctor Kaeslin's approach follows the natural VLSI design flow and makes circuit design accessible for professionals with a background in systems engineering or digital signal processing. It begins with hardware architecture and promotes a system-level view, first considering the type of intended application and letting that guide your design choices. Doctor Kaeslin presents modern considerations for handling circuit complexity, throughput, and energy efficiency while preserving functionality. The book focuses on application-specific integrated circuits (ASICs), which along with FPGAs are increasingly used to develop products with applications in telecommunications, IT security, biomedical, automotive, and computer vision industries. Topics include field-programmable logic, algorithms, verification, modeling hardware, synchronous clocking, and more</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits / Very large scale integration / Design and construction</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">http://www.sciencedirect.com/science/book/9780128007303</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-33-ESD</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-33-EBS</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-30-PQE</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-029785550</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://www.sciencedirect.com/science/book/9780128007303</subfield><subfield code="l">DE-1046</subfield><subfield code="p">ZDB-33-ESD</subfield><subfield code="q">FAW_PDA_ESD</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">http://www.sciencedirect.com/science/book/9780128007303</subfield><subfield code="l">DE-860</subfield><subfield code="p">ZDB-33-ESD</subfield><subfield code="q">FLA_PDA_ESD</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://ebookcentral.proquest.com/lib/unibwm/detail.action?docID=5754464</subfield><subfield code="l">DE-706</subfield><subfield code="p">ZDB-30-PQE</subfield><subfield code="q">UBY01_Einzelkauf22</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection>
id DE-604.BV044383329
illustrated Not Illustrated
indexdate 2024-12-24T05:59:11Z
institution BVB
isbn 9780128007723
0128007729
language English
oai_aleph_id oai:aleph.bib-bvb.de:BVB01-029785550
oclc_num 893630812
open_access_boolean
owner DE-1046
DE-706
owner_facet DE-1046
DE-706
physical 1 Online-Ressource (599 Seiten)
psigel ZDB-33-ESD
ZDB-33-EBS
ZDB-30-PQE
ZDB-33-ESD FAW_PDA_ESD
ZDB-33-ESD FLA_PDA_ESD
ZDB-30-PQE UBY01_Einzelkauf22
publishDate 2014
publishDateSearch 2014
publishDateSort 2014
publisher Morgan Kaufmann
record_format marc
spelling Kaeslin, Hubert Verfasser aut
Top-down digital VLSI design from architectures to gate-level circuits and FPGAs Hubert Kaeslin
Amsterdam Morgan Kaufmann 2014
1 Online-Ressource (599 Seiten)
txt rdacontent
c rdamedia
cr rdacarrier
Top-Down VLSI Design: From Architectures to Gate-Level Circuits and FPGAs represents a unique approach to learning digital design. Developed from more than 20 years teaching circuit design, Doctor Kaeslin's approach follows the natural VLSI design flow and makes circuit design accessible for professionals with a background in systems engineering or digital signal processing. It begins with hardware architecture and promotes a system-level view, first considering the type of intended application and letting that guide your design choices. Doctor Kaeslin presents modern considerations for handling circuit complexity, throughput, and energy efficiency while preserving functionality. The book focuses on application-specific integrated circuits (ASICs), which along with FPGAs are increasingly used to develop products with applications in telecommunications, IT security, biomedical, automotive, and computer vision industries. Topics include field-programmable logic, algorithms, verification, modeling hardware, synchronous clocking, and more
Integrated circuits / Very large scale integration / Design and construction fast
Integrated circuits Very large scale integration Design and construction
http://www.sciencedirect.com/science/book/9780128007303 Verlag URL des Erstveröffentlichers Volltext
spellingShingle Kaeslin, Hubert
Top-down digital VLSI design from architectures to gate-level circuits and FPGAs
Integrated circuits / Very large scale integration / Design and construction fast
Integrated circuits Very large scale integration Design and construction
title Top-down digital VLSI design from architectures to gate-level circuits and FPGAs
title_auth Top-down digital VLSI design from architectures to gate-level circuits and FPGAs
title_exact_search Top-down digital VLSI design from architectures to gate-level circuits and FPGAs
title_full Top-down digital VLSI design from architectures to gate-level circuits and FPGAs Hubert Kaeslin
title_fullStr Top-down digital VLSI design from architectures to gate-level circuits and FPGAs Hubert Kaeslin
title_full_unstemmed Top-down digital VLSI design from architectures to gate-level circuits and FPGAs Hubert Kaeslin
title_short Top-down digital VLSI design
title_sort top down digital vlsi design from architectures to gate level circuits and fpgas
title_sub from architectures to gate-level circuits and FPGAs
topic Integrated circuits / Very large scale integration / Design and construction fast
Integrated circuits Very large scale integration Design and construction
topic_facet Integrated circuits / Very large scale integration / Design and construction
Integrated circuits Very large scale integration Design and construction
url http://www.sciencedirect.com/science/book/9780128007303
work_keys_str_mv AT kaeslinhubert topdowndigitalvlsidesignfromarchitecturestogatelevelcircuitsandfpgas