CMOS circuit design, layout, and simulation

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Baker, Russel Jacob 1964- (VerfasserIn)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Hoboken, N.J. IEEE Press/Wiley 2010
Ausgabe:3rd ed
Schriftenreihe:IEEE Press series on microelectronic systems
Schlagworte:
Online-Zugang:DE-861
DE-473
URL des Erstveröffentlichers
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

MARC

LEADER 00000nam a2200000zc 4500
001 BV043392451
003 DE-604
005 20181212
007 cr|uuu---uuuuu
008 160222s2010 xx o|||| 00||| eng d
020 |a 9780470891162  |c electronic bk.  |9 978-0-470-89116-2 
020 |a 0470891165  |c electronic bk.  |9 0-470-89116-5 
020 |a 9780470891179  |c electronic bk.  |9 978-0-470-89117-9 
020 |a 0470891173  |c electronic bk.  |9 0-470-89117-3 
020 |a 9780470881323  |9 978-0-470-88132-3 
020 |a 0470881321  |9 0-470-88132-1 
024 7 |a 10.1002/9780470891179  |2 doi 
035 |a (ZDB-35-WIC)ocn680017841 
035 |a (OCoLC)680017841 
035 |a (DE-599)BVBBV043392451 
040 |a DE-604  |b ger  |e aacr 
041 0 |a eng 
049 |a DE-861 
082 0 |a 621.39/732  |2 22 
100 1 |a Baker, Russel Jacob  |d 1964-  |e Verfasser  |0 (DE-588)138111715  |4 aut 
245 1 0 |a CMOS  |b circuit design, layout, and simulation  |c R. Jacob Baker 
250 |a 3rd ed 
264 1 |a Hoboken, N.J.  |b IEEE Press/Wiley  |c 2010 
300 |a 1 Online-Ressource (xxxiii, 1173 pages) 
336 |b txt  |2 rdacontent 
337 |b c  |2 rdamedia 
338 |b cr  |2 rdacarrier 
490 0 |a IEEE Press series on microelectronic systems 
500 |a Includes bibliographical references and index 
500 |a "The third edition of CMOS: Circuit Design, Layout, and Simulation continues to cover the practical design of both analog and digital integrated circuits, offering a vital, contemporary view of a wide range of analog/digital circuit blocks, the BSIM model, data converter architectures, and much more. The 3rd edition completes the revised 2nd edition by adding one more chapter (chapter 30) at the end, which describes on implementing the data converter topologies discussed in Chapter 29. This additional, practical information should make the book even more useful as an academic text and companion for the working design engineer. Images, data presented throughout the book were updated, and more practical examples, problems are presented in this new edition to enhance the practicality of the book"-- 
500 |a "The third edition of CMOS: Circuit Design, Layout, and Simulation continues to cover the practical design of both analog and digital integrated circuits, offering a vital, contemporary view of a wide range of analog/digital circuit blocks, the BSIM model, data converter architectures, and much more"-- 
650 4 |a Electrical engineering 
650 4 |a Engineering 
650 7 |a COMPUTERS / Machine Theory  |2 bisacsh 
650 7 |a COMPUTERS / Computer Engineering  |2 bisacsh 
650 7 |a COMPUTERS / Hardware / General  |2 bisacsh 
650 7 |a Integrated circuits / Design and construction  |2 fast 
650 7 |a Metal oxide semiconductor field-effect transistors  |2 fast 
650 7 |a Metal oxide semiconductors, Complementary / Design and construction  |2 fast 
650 4 |a Ingenieurwissenschaften 
650 4 |a Metal oxide semiconductors, Complementary / Design and construction 
650 4 |a Integrated circuits / Design and construction 
650 4 |a Metal oxide semiconductor field-effect transistors 
650 0 7 |a Integrierte Schaltung  |0 (DE-588)4027242-4  |2 gnd  |9 rswk-swf 
650 0 7 |a CMOS-Schaltung  |0 (DE-588)4148111-2  |2 gnd  |9 rswk-swf 
650 0 7 |a MOS-FET  |0 (DE-588)4207266-9  |2 gnd  |9 rswk-swf 
650 0 7 |a Entwurf  |0 (DE-588)4121208-3  |2 gnd  |9 rswk-swf 
650 0 7 |a Schaltungsentwurf  |0 (DE-588)4179389-4  |2 gnd  |9 rswk-swf 
650 0 7 |a Simulation  |0 (DE-588)4055072-2  |2 gnd  |9 rswk-swf 
650 0 7 |a CMOS  |0 (DE-588)4010319-5  |2 gnd  |9 rswk-swf 
689 0 0 |a CMOS-Schaltung  |0 (DE-588)4148111-2  |D s 
689 0 1 |a Schaltungsentwurf  |0 (DE-588)4179389-4  |D s 
689 0 |8 1\p  |5 DE-604 
689 1 0 |a Integrierte Schaltung  |0 (DE-588)4027242-4  |D s 
689 1 1 |a Entwurf  |0 (DE-588)4121208-3  |D s 
689 1 |8 2\p  |5 DE-604 
689 2 0 |a CMOS  |0 (DE-588)4010319-5  |D s 
689 2 1 |a Schaltungsentwurf  |0 (DE-588)4179389-4  |D s 
689 2 |8 3\p  |5 DE-604 
689 3 0 |a CMOS  |0 (DE-588)4010319-5  |D s 
689 3 1 |a Simulation  |0 (DE-588)4055072-2  |D s 
689 3 |8 4\p  |5 DE-604 
689 4 0 |a MOS-FET  |0 (DE-588)4207266-9  |D s 
689 4 |8 5\p  |5 DE-604 
856 4 0 |u https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179  |x Verlag  |z URL des Erstveröffentlichers  |3 Volltext 
912 |a ZDB-35-WIC 
940 1 |q UBG_PDA_WIC 
883 1 |8 1\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
883 1 |8 2\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
883 1 |8 3\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
883 1 |8 4\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
883 1 |8 5\p  |a cgwrk  |d 20201028  |q DE-101  |u https://d-nb.info/provenance/plan#cgwrk 
943 1 |a oai:aleph.bib-bvb.de:BVB01-028811035 
966 e |u https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179  |l DE-861  |p ZDB-35-WIC  |q FRO_PDA_WIC  |x Verlag  |3 Volltext 
966 e |u https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179  |l DE-473  |p ZDB-35-WIC  |q UBG_PDA_WIC  |x Verlag  |3 Volltext 

Datensatz im Suchindex

_version_ 1819296148422131714
any_adam_object
author Baker, Russel Jacob 1964-
author_GND (DE-588)138111715
author_facet Baker, Russel Jacob 1964-
author_role aut
author_sort Baker, Russel Jacob 1964-
author_variant r j b rj rjb
building Verbundindex
bvnumber BV043392451
collection ZDB-35-WIC
ctrlnum (ZDB-35-WIC)ocn680017841
(OCoLC)680017841
(DE-599)BVBBV043392451
dewey-full 621.39/732
dewey-hundreds 600 - Technology (Applied sciences)
dewey-ones 621 - Applied physics
dewey-raw 621.39/732
dewey-search 621.39/732
dewey-sort 3621.39 3732
dewey-tens 620 - Engineering and allied operations
discipline Elektrotechnik / Elektronik / Nachrichtentechnik
edition 3rd ed
format Electronic
eBook
fullrecord <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>05096nam a2200925zc 4500</leader><controlfield tag="001">BV043392451</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20181212 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">160222s2010 xx o|||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470891162</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-0-470-89116-2</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470891165</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">0-470-89116-5</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470891179</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">978-0-470-89117-9</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470891173</subfield><subfield code="c">electronic bk.</subfield><subfield code="9">0-470-89117-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780470881323</subfield><subfield code="9">978-0-470-88132-3</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0470881321</subfield><subfield code="9">0-470-88132-1</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1002/9780470891179</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(ZDB-35-WIC)ocn680017841</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)680017841</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043392451</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-861</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.39/732</subfield><subfield code="2">22</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Baker, Russel Jacob</subfield><subfield code="d">1964-</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)138111715</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">CMOS</subfield><subfield code="b">circuit design, layout, and simulation</subfield><subfield code="c">R. Jacob Baker</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">3rd ed</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Hoboken, N.J.</subfield><subfield code="b">IEEE Press/Wiley</subfield><subfield code="c">2010</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xxxiii, 1173 pages)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">IEEE Press series on microelectronic systems</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">"The third edition of CMOS: Circuit Design, Layout, and Simulation continues to cover the practical design of both analog and digital integrated circuits, offering a vital, contemporary view of a wide range of analog/digital circuit blocks, the BSIM model, data converter architectures, and much more. The 3rd edition completes the revised 2nd edition by adding one more chapter (chapter 30) at the end, which describes on implementing the data converter topologies discussed in Chapter 29. This additional, practical information should make the book even more useful as an academic text and companion for the working design engineer. Images, data presented throughout the book were updated, and more practical examples, problems are presented in this new edition to enhance the practicality of the book"--</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">"The third edition of CMOS: Circuit Design, Layout, and Simulation continues to cover the practical design of both analog and digital integrated circuits, offering a vital, contemporary view of a wide range of analog/digital circuit blocks, the BSIM model, data converter architectures, and much more"--</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Electrical engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Machine Theory</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Computer Engineering</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">COMPUTERS / Hardware / General</subfield><subfield code="2">bisacsh</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Integrated circuits / Design and construction</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Metal oxide semiconductor field-effect transistors</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Metal oxide semiconductors, Complementary / Design and construction</subfield><subfield code="2">fast</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ingenieurwissenschaften</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary / Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits / Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductor field-effect transistors</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS-Schaltung</subfield><subfield code="0">(DE-588)4148111-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">MOS-FET</subfield><subfield code="0">(DE-588)4207266-9</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CMOS-Schaltung</subfield><subfield code="0">(DE-588)4148111-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Integrierte Schaltung</subfield><subfield code="0">(DE-588)4027242-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2="1"><subfield code="a">Schaltungsentwurf</subfield><subfield code="0">(DE-588)4179389-4</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">3\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">CMOS</subfield><subfield code="0">(DE-588)4010319-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="1"><subfield code="a">Simulation</subfield><subfield code="0">(DE-588)4055072-2</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">4\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="4" ind2="0"><subfield code="a">MOS-FET</subfield><subfield code="0">(DE-588)4207266-9</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="4" ind2=" "><subfield code="8">5\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-35-WIC</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">UBG_PDA_WIC</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">3\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">4\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">5\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028811035</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179</subfield><subfield code="l">DE-861</subfield><subfield code="p">ZDB-35-WIC</subfield><subfield code="q">FRO_PDA_WIC</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179</subfield><subfield code="l">DE-473</subfield><subfield code="p">ZDB-35-WIC</subfield><subfield code="q">UBG_PDA_WIC</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection>
id DE-604.BV043392451
illustrated Not Illustrated
indexdate 2024-12-24T04:53:26Z
institution BVB
isbn 9780470891162
0470891165
9780470891179
0470891173
9780470881323
0470881321
language English
oai_aleph_id oai:aleph.bib-bvb.de:BVB01-028811035
oclc_num 680017841
open_access_boolean
owner DE-861
owner_facet DE-861
physical 1 Online-Ressource (xxxiii, 1173 pages)
psigel ZDB-35-WIC
UBG_PDA_WIC
ZDB-35-WIC FRO_PDA_WIC
ZDB-35-WIC UBG_PDA_WIC
publishDate 2010
publishDateSearch 2010
publishDateSort 2010
publisher IEEE Press/Wiley
record_format marc
series2 IEEE Press series on microelectronic systems
spelling Baker, Russel Jacob 1964- Verfasser (DE-588)138111715 aut
CMOS circuit design, layout, and simulation R. Jacob Baker
3rd ed
Hoboken, N.J. IEEE Press/Wiley 2010
1 Online-Ressource (xxxiii, 1173 pages)
txt rdacontent
c rdamedia
cr rdacarrier
IEEE Press series on microelectronic systems
Includes bibliographical references and index
"The third edition of CMOS: Circuit Design, Layout, and Simulation continues to cover the practical design of both analog and digital integrated circuits, offering a vital, contemporary view of a wide range of analog/digital circuit blocks, the BSIM model, data converter architectures, and much more. The 3rd edition completes the revised 2nd edition by adding one more chapter (chapter 30) at the end, which describes on implementing the data converter topologies discussed in Chapter 29. This additional, practical information should make the book even more useful as an academic text and companion for the working design engineer. Images, data presented throughout the book were updated, and more practical examples, problems are presented in this new edition to enhance the practicality of the book"--
"The third edition of CMOS: Circuit Design, Layout, and Simulation continues to cover the practical design of both analog and digital integrated circuits, offering a vital, contemporary view of a wide range of analog/digital circuit blocks, the BSIM model, data converter architectures, and much more"--
Electrical engineering
Engineering
COMPUTERS / Machine Theory bisacsh
COMPUTERS / Computer Engineering bisacsh
COMPUTERS / Hardware / General bisacsh
Integrated circuits / Design and construction fast
Metal oxide semiconductor field-effect transistors fast
Metal oxide semiconductors, Complementary / Design and construction fast
Ingenieurwissenschaften
Metal oxide semiconductors, Complementary / Design and construction
Integrated circuits / Design and construction
Metal oxide semiconductor field-effect transistors
Integrierte Schaltung (DE-588)4027242-4 gnd rswk-swf
CMOS-Schaltung (DE-588)4148111-2 gnd rswk-swf
MOS-FET (DE-588)4207266-9 gnd rswk-swf
Entwurf (DE-588)4121208-3 gnd rswk-swf
Schaltungsentwurf (DE-588)4179389-4 gnd rswk-swf
Simulation (DE-588)4055072-2 gnd rswk-swf
CMOS (DE-588)4010319-5 gnd rswk-swf
CMOS-Schaltung (DE-588)4148111-2 s
Schaltungsentwurf (DE-588)4179389-4 s
1\p DE-604
Integrierte Schaltung (DE-588)4027242-4 s
Entwurf (DE-588)4121208-3 s
2\p DE-604
CMOS (DE-588)4010319-5 s
3\p DE-604
Simulation (DE-588)4055072-2 s
4\p DE-604
MOS-FET (DE-588)4207266-9 s
5\p DE-604
https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179 Verlag URL des Erstveröffentlichers Volltext
1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
3\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
4\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
5\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk
spellingShingle Baker, Russel Jacob 1964-
CMOS circuit design, layout, and simulation
Electrical engineering
Engineering
COMPUTERS / Machine Theory bisacsh
COMPUTERS / Computer Engineering bisacsh
COMPUTERS / Hardware / General bisacsh
Integrated circuits / Design and construction fast
Metal oxide semiconductor field-effect transistors fast
Metal oxide semiconductors, Complementary / Design and construction fast
Ingenieurwissenschaften
Metal oxide semiconductors, Complementary / Design and construction
Integrated circuits / Design and construction
Metal oxide semiconductor field-effect transistors
Integrierte Schaltung (DE-588)4027242-4 gnd
CMOS-Schaltung (DE-588)4148111-2 gnd
MOS-FET (DE-588)4207266-9 gnd
Entwurf (DE-588)4121208-3 gnd
Schaltungsentwurf (DE-588)4179389-4 gnd
Simulation (DE-588)4055072-2 gnd
CMOS (DE-588)4010319-5 gnd
subject_GND (DE-588)4027242-4
(DE-588)4148111-2
(DE-588)4207266-9
(DE-588)4121208-3
(DE-588)4179389-4
(DE-588)4055072-2
(DE-588)4010319-5
title CMOS circuit design, layout, and simulation
title_auth CMOS circuit design, layout, and simulation
title_exact_search CMOS circuit design, layout, and simulation
title_full CMOS circuit design, layout, and simulation R. Jacob Baker
title_fullStr CMOS circuit design, layout, and simulation R. Jacob Baker
title_full_unstemmed CMOS circuit design, layout, and simulation R. Jacob Baker
title_short CMOS
title_sort cmos circuit design layout and simulation
title_sub circuit design, layout, and simulation
topic Electrical engineering
Engineering
COMPUTERS / Machine Theory bisacsh
COMPUTERS / Computer Engineering bisacsh
COMPUTERS / Hardware / General bisacsh
Integrated circuits / Design and construction fast
Metal oxide semiconductor field-effect transistors fast
Metal oxide semiconductors, Complementary / Design and construction fast
Ingenieurwissenschaften
Metal oxide semiconductors, Complementary / Design and construction
Integrated circuits / Design and construction
Metal oxide semiconductor field-effect transistors
Integrierte Schaltung (DE-588)4027242-4 gnd
CMOS-Schaltung (DE-588)4148111-2 gnd
MOS-FET (DE-588)4207266-9 gnd
Entwurf (DE-588)4121208-3 gnd
Schaltungsentwurf (DE-588)4179389-4 gnd
Simulation (DE-588)4055072-2 gnd
CMOS (DE-588)4010319-5 gnd
topic_facet Electrical engineering
Engineering
COMPUTERS / Machine Theory
COMPUTERS / Computer Engineering
COMPUTERS / Hardware / General
Integrated circuits / Design and construction
Metal oxide semiconductor field-effect transistors
Metal oxide semiconductors, Complementary / Design and construction
Ingenieurwissenschaften
Integrierte Schaltung
CMOS-Schaltung
MOS-FET
Entwurf
Schaltungsentwurf
Simulation
CMOS
url https://onlinelibrary.wiley.com/doi/book/10.1002/9780470891179
work_keys_str_mv AT bakerrusseljacob cmoscircuitdesignlayoutandsimulation