Design recipes for FPGAs using Verilog and VHDL

This book provides a rich toolbox of design techniques and templates to solve practical, every-day problems using FPGAs. Using a modular structure, it provides design techniques and templates at all levels, together with functional code, which you can easily match and apply to your application. Writ...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Wilson, Peter R. (VerfasserIn)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Amsterdam Newnes [2016]
Ausgabe:Second edition
Schlagworte:
Online-Zugang:DE-188
URL des Erstveröffentlichers
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

MARC

LEADER 00000nam a2200000 c 4500
001 BV043218129
003 DE-604
005 20230203
007 cr|uuu---uuuuu
008 151216s2016 xx a||| o|||| 00||| eng d
020 |a 9780080971360  |c Online  |9 978-0-08-097136-0 
035 |a (OCoLC)951809922 
035 |a (DE-599)BVBBV043218129 
040 |a DE-604  |b ger  |e rak 
041 0 |a eng 
049 |a DE-706  |a DE-188  |a DE-83 
082 0 |a 621.395  |2 23 
084 |a ST 170  |0 (DE-625)143602:  |2 rvk 
084 |a ST 250  |0 (DE-625)143626:  |2 rvk 
100 1 |a Wilson, Peter R.  |e Verfasser  |0 (DE-588)139125167  |4 aut 
245 1 0 |a Design recipes for FPGAs  |b using Verilog and VHDL  |c Peter Wilson 
250 |a Second edition 
264 1 |a Amsterdam  |b Newnes  |c [2016] 
264 4 |c © 2016 
300 |a 1 Online-Ressource (xix, 369 Seiten)  |b Illustrationen 
336 |b txt  |2 rdacontent 
337 |b c  |2 rdamedia 
338 |b cr  |2 rdacarrier 
520 3 |a This book provides a rich toolbox of design techniques and templates to solve practical, every-day problems using FPGAs. Using a modular structure, it provides design techniques and templates at all levels, together with functional code, which you can easily match and apply to your application. Written in an informal and easy to grasp style, this invaluable resource goes beyond the principles of FPGAs and hardware description languages to demonstrate how specific designs can be synthesized, simulated and downloaded onto an FPGA. In addition, the book provides advanced techniques to create 'real world' designs that fit the device required and which are fast and reliable to implement 
650 0 7 |a Field programmable gate array  |0 (DE-588)4347749-5  |2 gnd  |9 rswk-swf 
650 0 7 |a VERILOG  |0 (DE-588)4268385-3  |2 gnd  |9 rswk-swf 
650 0 7 |a VHDL  |0 (DE-588)4254792-1  |2 gnd  |9 rswk-swf 
653 0 |a Field programmable gate arrays / Design and construction 
653 0 |a TECHNOLOGY & ENGINEERING / Mechanical 
689 0 0 |a Field programmable gate array  |0 (DE-588)4347749-5  |D s 
689 0 1 |a VERILOG  |0 (DE-588)4268385-3  |D s 
689 0 2 |a VHDL  |0 (DE-588)4254792-1  |D s 
689 0 |5 DE-604 
776 0 8 |i Erscheint auch als  |n Druck-Ausgabe  |z 978-0-08-097129-2 
856 4 0 |u https://www.sciencedirect.com/science/book/9780080971292  |x Verlag  |z URL des Erstveröffentlichers  |3 Volltext 
912 |a ZDB-33-ESD 
912 |a ZDB-33-EBS 
940 1 |q EBOOK-ELS-FL-UBW 
940 1 |q UBY_PDA_ESDENG_Kauf 
943 1 |a oai:aleph.bib-bvb.de:BVB01-028641111 
966 e |u https://www.sciencedirect.com/science/book/9780080971292  |l DE-188  |p ZDB-33-ESD  |q ZDB-33-ESD 2021  |x Verlag  |3 Volltext 

Datensatz im Suchindex

_version_ 1820155881736634368
adam_text
any_adam_object
author Wilson, Peter R.
author_GND (DE-588)139125167
author_facet Wilson, Peter R.
author_role aut
author_sort Wilson, Peter R.
author_variant p r w pr prw
building Verbundindex
bvnumber BV043218129
classification_rvk ST 170
ST 250
collection ZDB-33-ESD
ZDB-33-EBS
ctrlnum (OCoLC)951809922
(DE-599)BVBBV043218129
dewey-full 621.395
dewey-hundreds 600 - Technology (Applied sciences)
dewey-ones 621 - Applied physics
dewey-raw 621.395
dewey-search 621.395
dewey-sort 3621.395
dewey-tens 620 - Engineering and allied operations
discipline Informatik
Elektrotechnik / Elektronik / Nachrichtentechnik
edition Second edition
format Electronic
eBook
fullrecord <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00000nam a2200000 c 4500</leader><controlfield tag="001">BV043218129</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20230203</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">151216s2016 xx a||| o|||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9780080971360</subfield><subfield code="c">Online</subfield><subfield code="9">978-0-08-097136-0</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)951809922</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV043218129</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rak</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield><subfield code="a">DE-188</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 170</subfield><subfield code="0">(DE-625)143602:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 250</subfield><subfield code="0">(DE-625)143626:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Wilson, Peter R.</subfield><subfield code="e">Verfasser</subfield><subfield code="0">(DE-588)139125167</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design recipes for FPGAs</subfield><subfield code="b">using Verilog and VHDL</subfield><subfield code="c">Peter Wilson</subfield></datafield><datafield tag="250" ind1=" " ind2=" "><subfield code="a">Second edition</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam</subfield><subfield code="b">Newnes</subfield><subfield code="c">[2016]</subfield></datafield><datafield tag="264" ind1=" " ind2="4"><subfield code="c">© 2016</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xix, 369 Seiten)</subfield><subfield code="b">Illustrationen</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="520" ind1="3" ind2=" "><subfield code="a">This book provides a rich toolbox of design techniques and templates to solve practical, every-day problems using FPGAs. Using a modular structure, it provides design techniques and templates at all levels, together with functional code, which you can easily match and apply to your application. Written in an informal and easy to grasp style, this invaluable resource goes beyond the principles of FPGAs and hardware description languages to demonstrate how specific designs can be synthesized, simulated and downloaded onto an FPGA. In addition, the book provides advanced techniques to create 'real world' designs that fit the device required and which are fast and reliable to implement</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="653" ind1=" " ind2="0"><subfield code="a">Field programmable gate arrays / Design and construction</subfield></datafield><datafield tag="653" ind1=" " ind2="0"><subfield code="a">TECHNOLOGY &amp; ENGINEERING / Mechanical</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">Field programmable gate array</subfield><subfield code="0">(DE-588)4347749-5</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">VERILOG</subfield><subfield code="0">(DE-588)4268385-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="2"><subfield code="a">VHDL</subfield><subfield code="0">(DE-588)4254792-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druck-Ausgabe</subfield><subfield code="z">978-0-08-097129-2</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://www.sciencedirect.com/science/book/9780080971292</subfield><subfield code="x">Verlag</subfield><subfield code="z">URL des Erstveröffentlichers</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-33-ESD</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-33-EBS</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">EBOOK-ELS-FL-UBW</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">UBY_PDA_ESDENG_Kauf</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-028641111</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://www.sciencedirect.com/science/book/9780080971292</subfield><subfield code="l">DE-188</subfield><subfield code="p">ZDB-33-ESD</subfield><subfield code="q">ZDB-33-ESD 2021</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection>
id DE-604.BV043218129
illustrated Illustrated
indexdate 2025-01-02T16:38:35Z
institution BVB
isbn 9780080971360
language English
oai_aleph_id oai:aleph.bib-bvb.de:BVB01-028641111
oclc_num 951809922
open_access_boolean
owner DE-706
DE-188
DE-83
owner_facet DE-706
DE-188
DE-83
physical 1 Online-Ressource (xix, 369 Seiten) Illustrationen
psigel ZDB-33-ESD
ZDB-33-EBS
EBOOK-ELS-FL-UBW
UBY_PDA_ESDENG_Kauf
ZDB-33-ESD ZDB-33-ESD 2021
publishDate 2016
publishDateSearch 2016
publishDateSort 2016
publisher Newnes
record_format marc
spelling Wilson, Peter R. Verfasser (DE-588)139125167 aut
Design recipes for FPGAs using Verilog and VHDL Peter Wilson
Second edition
Amsterdam Newnes [2016]
© 2016
1 Online-Ressource (xix, 369 Seiten) Illustrationen
txt rdacontent
c rdamedia
cr rdacarrier
This book provides a rich toolbox of design techniques and templates to solve practical, every-day problems using FPGAs. Using a modular structure, it provides design techniques and templates at all levels, together with functional code, which you can easily match and apply to your application. Written in an informal and easy to grasp style, this invaluable resource goes beyond the principles of FPGAs and hardware description languages to demonstrate how specific designs can be synthesized, simulated and downloaded onto an FPGA. In addition, the book provides advanced techniques to create 'real world' designs that fit the device required and which are fast and reliable to implement
Field programmable gate array (DE-588)4347749-5 gnd rswk-swf
VERILOG (DE-588)4268385-3 gnd rswk-swf
VHDL (DE-588)4254792-1 gnd rswk-swf
Field programmable gate arrays / Design and construction
TECHNOLOGY & ENGINEERING / Mechanical
Field programmable gate array (DE-588)4347749-5 s
VERILOG (DE-588)4268385-3 s
VHDL (DE-588)4254792-1 s
DE-604
Erscheint auch als Druck-Ausgabe 978-0-08-097129-2
https://www.sciencedirect.com/science/book/9780080971292 Verlag URL des Erstveröffentlichers Volltext
spellingShingle Wilson, Peter R.
Design recipes for FPGAs using Verilog and VHDL
Field programmable gate array (DE-588)4347749-5 gnd
VERILOG (DE-588)4268385-3 gnd
VHDL (DE-588)4254792-1 gnd
subject_GND (DE-588)4347749-5
(DE-588)4268385-3
(DE-588)4254792-1
title Design recipes for FPGAs using Verilog and VHDL
title_auth Design recipes for FPGAs using Verilog and VHDL
title_exact_search Design recipes for FPGAs using Verilog and VHDL
title_full Design recipes for FPGAs using Verilog and VHDL Peter Wilson
title_fullStr Design recipes for FPGAs using Verilog and VHDL Peter Wilson
title_full_unstemmed Design recipes for FPGAs using Verilog and VHDL Peter Wilson
title_short Design recipes for FPGAs
title_sort design recipes for fpgas using verilog and vhdl
title_sub using Verilog and VHDL
topic Field programmable gate array (DE-588)4347749-5 gnd
VERILOG (DE-588)4268385-3 gnd
VHDL (DE-588)4254792-1 gnd
topic_facet Field programmable gate array
VERILOG
VHDL
url https://www.sciencedirect.com/science/book/9780080971292
work_keys_str_mv AT wilsonpeterr designrecipesforfpgasusingverilogandvhdl