ESL Models and their Application Electronic System Level Design and Verification in Practice

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Bailey, Brian (VerfasserIn)
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Boston, MA Springer US 2010
Schriftenreihe:Embedded Systems
Schlagworte:
Online-Zugang:BTU01
FHI01
FHN01
FHR01
Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

MARC

LEADER 00000nmm a2200000zc 4500
001 BV041889578
003 DE-604
005 00000000000000.0
007 cr|uuu---uuuuu
008 140603s2010 |||| o||u| ||||||eng d
020 |a 9781441909657  |c Online  |9 978-1-4419-0965-7 
024 7 |a 10.1007/978-1-4419-0965-7  |2 doi 
035 |a (OCoLC)881638630 
035 |a (DE-599)BVBBV041889578 
040 |a DE-604  |b ger  |e aacr 
041 0 |a eng 
049 |a DE-634  |a DE-898  |a DE-573  |a DE-92  |a DE-83 
082 0 |a 621.3815  |2 23 
084 |a ST 153  |0 (DE-625)143597:  |2 rvk 
100 1 |a Bailey, Brian  |e Verfasser  |4 aut 
245 1 0 |a ESL Models and their Application  |b Electronic System Level Design and Verification in Practice  |c by Brian Bailey, Grant Martin 
264 1 |a Boston, MA  |b Springer US  |c 2010 
300 |a 1 Online-Ressource 
336 |b txt  |2 rdacontent 
337 |b c  |2 rdamedia 
338 |b cr  |2 rdacarrier 
490 0 |a Embedded Systems 
500 |a ESL Models and their Application: Electronic System Level Design and Verification in Practice Grant Martin Brian Bailey This book arises from experience the authors have gained from years of work as industry practitioners in the field of Electronic System Level (ESL) design and verification. At the heart of all things related to Electronic Design Automation (EDA), the core issue is one of models: what are the models used for, what should the models contain, and how should they be written and distributed. Issues such as model interoperability and transportability become central factors that may decide which models and tools are successful and those that cannot get sufficient traction in the industry to survive. Through a set of real examples taken from recent industry experience, this book distills the state-of-the-art of System-Level models and provides practical guidance to readers that can be put into use. This book is an invaluable tool that will aid readers in their own designs, reduce risk in development projects, expand the scope of design projects, and improve developmental processes and project planning. Provides insight to all phases of ESL model design and flow for novices, students, researchers, managers, and experienced hardware and software designers and architects; Includes extensive, realistic examples from industrial ESL design flows; Focuses on the models that are the cornerstone of those flows and provides concrete examples showing how they are created, how they are used and the how they get transformed. This book is a must-have for anyone needing to understand the essentials of system-level models: their purpose, their contents, and how they should be created and distributed 
505 0 |a IP Meta-Models for SoC Assembly and HW/SW Interfaces -- Functional Models -- Testbench Models -- Virtual Prototypes and Mixed Abstraction Modeling -- Processor-Centric Design: Processors, Multi-Processors, and Software -- Codesign Experiences Based on a Virtual Platform -- Transaction-Level Platform Creation -- C/C++ Hardware Design for the Real World 
650 4 |a Engineering 
650 4 |a Computer aided design 
650 4 |a Systems engineering 
650 4 |a Circuits and Systems 
650 4 |a Computer-Aided Engineering (CAD, CAE) and Design 
650 4 |a Ingenieurwissenschaften 
700 1 |a Martin, Grant  |e Sonstige  |4 oth 
776 0 8 |i Erscheint auch als  |n Druckausgabe  |z 978-1-4419-0964-0 
856 4 0 |u https://doi.org/10.1007/978-1-4419-0965-7  |x Verlag  |3 Volltext 
912 |a ZDB-2-ENG 
999 |a oai:aleph.bib-bvb.de:BVB01-027333531 
966 e |u https://doi.org/10.1007/978-1-4419-0965-7  |l BTU01  |p ZDB-2-ENG  |x Verlag  |3 Volltext 
966 e |u https://doi.org/10.1007/978-1-4419-0965-7  |l FHI01  |p ZDB-2-ENG  |x Verlag  |3 Volltext 
966 e |u https://doi.org/10.1007/978-1-4419-0965-7  |l FHN01  |p ZDB-2-ENG  |x Verlag  |3 Volltext 
966 e |u https://doi.org/10.1007/978-1-4419-0965-7  |l FHR01  |p ZDB-2-ENG  |x Verlag  |3 Volltext 

Datensatz im Suchindex

_version_ 1804152238557364224
any_adam_object
author Bailey, Brian
author_facet Bailey, Brian
author_role aut
author_sort Bailey, Brian
author_variant b b bb
building Verbundindex
bvnumber BV041889578
classification_rvk ST 153
collection ZDB-2-ENG
contents IP Meta-Models for SoC Assembly and HW/SW Interfaces -- Functional Models -- Testbench Models -- Virtual Prototypes and Mixed Abstraction Modeling -- Processor-Centric Design: Processors, Multi-Processors, and Software -- Codesign Experiences Based on a Virtual Platform -- Transaction-Level Platform Creation -- C/C++ Hardware Design for the Real World
ctrlnum (OCoLC)881638630
(DE-599)BVBBV041889578
dewey-full 621.3815
dewey-hundreds 600 - Technology (Applied sciences)
dewey-ones 621 - Applied physics
dewey-raw 621.3815
dewey-search 621.3815
dewey-sort 3621.3815
dewey-tens 620 - Engineering and allied operations
discipline Informatik
Elektrotechnik / Elektronik / Nachrichtentechnik
doi_str_mv 10.1007/978-1-4419-0965-7
format Electronic
eBook
fullrecord <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>03924nmm a2200493zc 4500</leader><controlfield tag="001">BV041889578</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">140603s2010 |||| o||u| ||||||eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781441909657</subfield><subfield code="c">Online</subfield><subfield code="9">978-1-4419-0965-7</subfield></datafield><datafield tag="024" ind1="7" ind2=" "><subfield code="a">10.1007/978-1-4419-0965-7</subfield><subfield code="2">doi</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)881638630</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV041889578</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-634</subfield><subfield code="a">DE-898</subfield><subfield code="a">DE-573</subfield><subfield code="a">DE-92</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.3815</subfield><subfield code="2">23</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 153</subfield><subfield code="0">(DE-625)143597:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Bailey, Brian</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">ESL Models and their Application</subfield><subfield code="b">Electronic System Level Design and Verification in Practice</subfield><subfield code="c">by Brian Bailey, Grant Martin</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston, MA</subfield><subfield code="b">Springer US</subfield><subfield code="c">2010</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Embedded Systems</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">ESL Models and their Application: Electronic System Level Design and Verification in Practice Grant Martin Brian Bailey This book arises from experience the authors have gained from years of work as industry practitioners in the field of Electronic System Level (ESL) design and verification. At the heart of all things related to Electronic Design Automation (EDA), the core issue is one of models: what are the models used for, what should the models contain, and how should they be written and distributed. Issues such as model interoperability and transportability become central factors that may decide which models and tools are successful and those that cannot get sufficient traction in the industry to survive. Through a set of real examples taken from recent industry experience, this book distills the state-of-the-art of System-Level models and provides practical guidance to readers that can be put into use. This book is an invaluable tool that will aid readers in their own designs, reduce risk in development projects, expand the scope of design projects, and improve developmental processes and project planning. Provides insight to all phases of ESL model design and flow for novices, students, researchers, managers, and experienced hardware and software designers and architects; Includes extensive, realistic examples from industrial ESL design flows; Focuses on the models that are the cornerstone of those flows and provides concrete examples showing how they are created, how they are used and the how they get transformed. This book is a must-have for anyone needing to understand the essentials of system-level models: their purpose, their contents, and how they should be created and distributed</subfield></datafield><datafield tag="505" ind1="0" ind2=" "><subfield code="a">IP Meta-Models for SoC Assembly and HW/SW Interfaces -- Functional Models -- Testbench Models -- Virtual Prototypes and Mixed Abstraction Modeling -- Processor-Centric Design: Processors, Multi-Processors, and Software -- Codesign Experiences Based on a Virtual Platform -- Transaction-Level Platform Creation -- C/C++ Hardware Design for the Real World</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer aided design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Systems engineering</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits and Systems</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Computer-Aided Engineering (CAD, CAE) and Design</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Ingenieurwissenschaften</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Martin, Grant</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Erscheint auch als</subfield><subfield code="n">Druckausgabe</subfield><subfield code="z">978-1-4419-0964-0</subfield></datafield><datafield tag="856" ind1="4" ind2="0"><subfield code="u">https://doi.org/10.1007/978-1-4419-0965-7</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-2-ENG</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-027333531</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4419-0965-7</subfield><subfield code="l">BTU01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4419-0965-7</subfield><subfield code="l">FHI01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4419-0965-7</subfield><subfield code="l">FHN01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield><datafield tag="966" ind1="e" ind2=" "><subfield code="u">https://doi.org/10.1007/978-1-4419-0965-7</subfield><subfield code="l">FHR01</subfield><subfield code="p">ZDB-2-ENG</subfield><subfield code="x">Verlag</subfield><subfield code="3">Volltext</subfield></datafield></record></collection>
id DE-604.BV041889578
illustrated Not Illustrated
indexdate 2024-07-10T01:07:32Z
institution BVB
isbn 9781441909657
language English
oai_aleph_id oai:aleph.bib-bvb.de:BVB01-027333531
oclc_num 881638630
open_access_boolean
owner DE-634
DE-898
DE-BY-UBR
DE-573
DE-92
DE-83
owner_facet DE-634
DE-898
DE-BY-UBR
DE-573
DE-92
DE-83
physical 1 Online-Ressource
psigel ZDB-2-ENG
publishDate 2010
publishDateSearch 2010
publishDateSort 2010
publisher Springer US
record_format marc
series2 Embedded Systems
spelling Bailey, Brian Verfasser aut
ESL Models and their Application Electronic System Level Design and Verification in Practice by Brian Bailey, Grant Martin
Boston, MA Springer US 2010
1 Online-Ressource
txt rdacontent
c rdamedia
cr rdacarrier
Embedded Systems
ESL Models and their Application: Electronic System Level Design and Verification in Practice Grant Martin Brian Bailey This book arises from experience the authors have gained from years of work as industry practitioners in the field of Electronic System Level (ESL) design and verification. At the heart of all things related to Electronic Design Automation (EDA), the core issue is one of models: what are the models used for, what should the models contain, and how should they be written and distributed. Issues such as model interoperability and transportability become central factors that may decide which models and tools are successful and those that cannot get sufficient traction in the industry to survive. Through a set of real examples taken from recent industry experience, this book distills the state-of-the-art of System-Level models and provides practical guidance to readers that can be put into use. This book is an invaluable tool that will aid readers in their own designs, reduce risk in development projects, expand the scope of design projects, and improve developmental processes and project planning. Provides insight to all phases of ESL model design and flow for novices, students, researchers, managers, and experienced hardware and software designers and architects; Includes extensive, realistic examples from industrial ESL design flows; Focuses on the models that are the cornerstone of those flows and provides concrete examples showing how they are created, how they are used and the how they get transformed. This book is a must-have for anyone needing to understand the essentials of system-level models: their purpose, their contents, and how they should be created and distributed
IP Meta-Models for SoC Assembly and HW/SW Interfaces -- Functional Models -- Testbench Models -- Virtual Prototypes and Mixed Abstraction Modeling -- Processor-Centric Design: Processors, Multi-Processors, and Software -- Codesign Experiences Based on a Virtual Platform -- Transaction-Level Platform Creation -- C/C++ Hardware Design for the Real World
Engineering
Computer aided design
Systems engineering
Circuits and Systems
Computer-Aided Engineering (CAD, CAE) and Design
Ingenieurwissenschaften
Martin, Grant Sonstige oth
Erscheint auch als Druckausgabe 978-1-4419-0964-0
https://doi.org/10.1007/978-1-4419-0965-7 Verlag Volltext
spellingShingle Bailey, Brian
ESL Models and their Application Electronic System Level Design and Verification in Practice
IP Meta-Models for SoC Assembly and HW/SW Interfaces -- Functional Models -- Testbench Models -- Virtual Prototypes and Mixed Abstraction Modeling -- Processor-Centric Design: Processors, Multi-Processors, and Software -- Codesign Experiences Based on a Virtual Platform -- Transaction-Level Platform Creation -- C/C++ Hardware Design for the Real World
Engineering
Computer aided design
Systems engineering
Circuits and Systems
Computer-Aided Engineering (CAD, CAE) and Design
Ingenieurwissenschaften
title ESL Models and their Application Electronic System Level Design and Verification in Practice
title_auth ESL Models and their Application Electronic System Level Design and Verification in Practice
title_exact_search ESL Models and their Application Electronic System Level Design and Verification in Practice
title_full ESL Models and their Application Electronic System Level Design and Verification in Practice by Brian Bailey, Grant Martin
title_fullStr ESL Models and their Application Electronic System Level Design and Verification in Practice by Brian Bailey, Grant Martin
title_full_unstemmed ESL Models and their Application Electronic System Level Design and Verification in Practice by Brian Bailey, Grant Martin
title_short ESL Models and their Application
title_sort esl models and their application electronic system level design and verification in practice
title_sub Electronic System Level Design and Verification in Practice
topic Engineering
Computer aided design
Systems engineering
Circuits and Systems
Computer-Aided Engineering (CAD, CAE) and Design
Ingenieurwissenschaften
topic_facet Engineering
Computer aided design
Systems engineering
Circuits and Systems
Computer-Aided Engineering (CAD, CAE) and Design
Ingenieurwissenschaften
url https://doi.org/10.1007/978-1-4419-0965-7
work_keys_str_mv AT baileybrian eslmodelsandtheirapplicationelectronicsystemleveldesignandverificationinpractice
AT martingrant eslmodelsandtheirapplicationelectronicsystemleveldesignandverificationinpractice