Design methodology for RF CMOS phase lock loops

Gespeichert in:
Bibliographische Detailangaben
Format: Elektronisch E-Book
Sprache:English
Veröffentlicht: Boston Artech House c2009
Schriftenreihe:Artech House microwave library
Schlagworte:
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

MARC

LEADER 00000nam a2200000zc 4500
001 BV040055037
003 DE-604
005 20120514
007 cr|uuu---uuuuu
008 120412s2009 xx o|||| 00||| eng d
020 |a 1596933836  |c cased  |9 1-59693-383-6 
020 |a 9781596933835  |c cased  |9 978-1-59693-383-5 
035 |a (OCoLC)873904935 
035 |a (DE-599)BVBBV040055037 
040 |a DE-604  |b ger  |e aacr 
041 0 |a eng 
049 |a DE-29 
245 1 0 |a Design methodology for RF CMOS phase lock loops  |c Carlos Quemada, Guillermo Bistué, Iñigo Adin 
264 1 |a Boston  |b Artech House  |c c2009 
300 |a 1 Online-Ressource (xii, 226 p.) 
336 |b txt  |2 rdacontent 
337 |b c  |2 rdamedia 
338 |b cr  |2 rdacarrier 
490 0 |a Artech House microwave library 
500 |a Includes bibliographical references and index 
533 |a Online-Ausgabe  |b Palo Alto, Calif.  |c ebrary605 L  |a Online-Ausgabe 
650 4 |a Metal oxide semiconductors, Complementary / Design and construction 
650 4 |a Phase-locked loops / Design and construction 
700 1 |a Quemada, Carlos  |e Sonstige  |0 (DE-588)139380558  |4 oth 
776 0 8 |i Reproduktion von  |t Design methodology for RF CMOS phase lock loops  |d c2009 
912 |a ZDB-38-EBR 
912 |a ZDB-38-ESG 
940 1 |q UER_PDA_EBR_Kauf 
943 1 |a oai:aleph.bib-bvb.de:BVB01-024911717 

Datensatz im Suchindex

_version_ 1819287655237550080
any_adam_object
author_GND (DE-588)139380558
building Verbundindex
bvnumber BV040055037
collection ZDB-38-EBR
ZDB-38-ESG
ctrlnum (OCoLC)873904935
(DE-599)BVBBV040055037
format Electronic
eBook
fullrecord <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01355nam a2200373zc 4500</leader><controlfield tag="001">BV040055037</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20120514 </controlfield><controlfield tag="007">cr|uuu---uuuuu</controlfield><controlfield tag="008">120412s2009 xx o|||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1596933836</subfield><subfield code="c">cased</subfield><subfield code="9">1-59693-383-6</subfield></datafield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">9781596933835</subfield><subfield code="c">cased</subfield><subfield code="9">978-1-59693-383-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)873904935</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV040055037</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">aacr</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-29</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Design methodology for RF CMOS phase lock loops</subfield><subfield code="c">Carlos Quemada, Guillermo Bistué, Iñigo Adin</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Boston</subfield><subfield code="b">Artech House</subfield><subfield code="c">c2009</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">1 Online-Ressource (xii, 226 p.)</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">c</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">cr</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">Artech House microwave library</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Includes bibliographical references and index</subfield></datafield><datafield tag="533" ind1=" " ind2=" "><subfield code="a">Online-Ausgabe</subfield><subfield code="b">Palo Alto, Calif.</subfield><subfield code="c">ebrary605 L</subfield><subfield code="a">Online-Ausgabe</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Metal oxide semiconductors, Complementary / Design and construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Phase-locked loops / Design and construction</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Quemada, Carlos</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)139380558</subfield><subfield code="4">oth</subfield></datafield><datafield tag="776" ind1="0" ind2="8"><subfield code="i">Reproduktion von</subfield><subfield code="t">Design methodology for RF CMOS phase lock loops</subfield><subfield code="d">c2009</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-38-EBR</subfield></datafield><datafield tag="912" ind1=" " ind2=" "><subfield code="a">ZDB-38-ESG</subfield></datafield><datafield tag="940" ind1="1" ind2=" "><subfield code="q">UER_PDA_EBR_Kauf</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-024911717</subfield></datafield></record></collection>
id DE-604.BV040055037
illustrated Not Illustrated
indexdate 2024-12-24T02:38:30Z
institution BVB
isbn 1596933836
9781596933835
language English
oai_aleph_id oai:aleph.bib-bvb.de:BVB01-024911717
oclc_num 873904935
open_access_boolean
owner DE-29
owner_facet DE-29
physical 1 Online-Ressource (xii, 226 p.)
psigel ZDB-38-EBR
ZDB-38-ESG
UER_PDA_EBR_Kauf
publishDate 2009
publishDateSearch 2009
publishDateSort 2009
publisher Artech House
record_format marc
series2 Artech House microwave library
spelling Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin
Boston Artech House c2009
1 Online-Ressource (xii, 226 p.)
txt rdacontent
c rdamedia
cr rdacarrier
Artech House microwave library
Includes bibliographical references and index
Online-Ausgabe Palo Alto, Calif. ebrary605 L Online-Ausgabe
Metal oxide semiconductors, Complementary / Design and construction
Phase-locked loops / Design and construction
Quemada, Carlos Sonstige (DE-588)139380558 oth
Reproduktion von Design methodology for RF CMOS phase lock loops c2009
spellingShingle Design methodology for RF CMOS phase lock loops
Metal oxide semiconductors, Complementary / Design and construction
Phase-locked loops / Design and construction
title Design methodology for RF CMOS phase lock loops
title_auth Design methodology for RF CMOS phase lock loops
title_exact_search Design methodology for RF CMOS phase lock loops
title_full Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin
title_fullStr Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin
title_full_unstemmed Design methodology for RF CMOS phase lock loops Carlos Quemada, Guillermo Bistué, Iñigo Adin
title_short Design methodology for RF CMOS phase lock loops
title_sort design methodology for rf cmos phase lock loops
topic Metal oxide semiconductors, Complementary / Design and construction
Phase-locked loops / Design and construction
topic_facet Metal oxide semiconductors, Complementary / Design and construction
Phase-locked loops / Design and construction
work_keys_str_mv AT quemadacarlos designmethodologyforrfcmosphaselockloops