Layout design and verification
Gespeichert in:
| Format: | Buch |
|---|---|
| Sprache: | English |
| Veröffentlicht: |
Amsterdam [u.a.]
North-Holland
1986
|
| Schriftenreihe: | Advances in CAD for VLSI
4 |
| Schlagworte: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
MARC
| LEADER | 00000nam a2200000zcb4500 | ||
|---|---|---|---|
| 001 | BV022107787 | ||
| 003 | DE-604 | ||
| 005 | 20040229000000.0 | ||
| 007 | t | ||
| 008 | 860901s1986 |||| 00||| eng d | ||
| 020 | |a 0444878947 |9 0-444-87894-7 | ||
| 035 | |a (OCoLC)13064003 | ||
| 035 | |a (DE-599)BVBBV022107787 | ||
| 040 | |a DE-604 |b ger | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-706 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.395 |2 19 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ST 195 |0 (DE-625)143608: |2 rvk | ||
| 245 | 1 | 0 | |a Layout design and verification |c ed. by T.Ohtsuki |
| 264 | 1 | |a Amsterdam [u.a.] |b North-Holland |c 1986 | |
| 300 | |a IX, 356 S. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 1 | |a Advances in CAD for VLSI |v 4 | |
| 650 | 4 | |a Circuits intégrés à très grande échelle - Conception et construction | |
| 650 | 4 | |a Integrated circuit layout | |
| 650 | 4 | |a Integrated circuits |x Verification | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |x Design and construction | |
| 650 | 0 | 7 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Layout |0 (DE-588)4269003-1 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a CAD |0 (DE-588)4069794-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a Layout |0 (DE-588)4269003-1 |D s |
| 689 | 1 | |5 DE-604 | |
| 689 | 2 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 2 | 1 | |a Layout |g Mikroelektronik |0 (DE-588)4264372-7 |D s |
| 689 | 2 | |8 1\p |5 DE-604 | |
| 689 | 3 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 3 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 3 | |8 2\p |5 DE-604 | |
| 700 | 1 | |a Ohtsuki, Tatsuo |e Sonstige |4 oth | |
| 830 | 0 | |a Advances in CAD for VLSI |v 4 |w (DE-604)BV001897464 | |
| 999 | |a oai:aleph.bib-bvb.de:BVB01-015322663 | ||
| 883 | 1 | |8 1\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
| 883 | 1 | |8 2\p |a cgwrk |d 20201028 |q DE-101 |u https://d-nb.info/provenance/plan#cgwrk | |
Datensatz im Suchindex
| _version_ | 1804136082171756544 |
|---|---|
| adam_txt | |
| any_adam_object | |
| any_adam_object_boolean | |
| building | Verbundindex |
| bvnumber | BV022107787 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 ST 195 |
| ctrlnum | (OCoLC)13064003 (DE-599)BVBBV022107787 |
| dewey-full | 621.395 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.395 |
| dewey-search | 621.395 |
| dewey-sort | 3621.395 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| discipline_str_mv | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>02064nam a2200577zcb4500</leader><controlfield tag="001">BV022107787</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20040229000000.0</controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">860901s1986 |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0444878947</subfield><subfield code="9">0-444-87894-7</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)13064003</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV022107787</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-706</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.395</subfield><subfield code="2">19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 195</subfield><subfield code="0">(DE-625)143608:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Layout design and verification</subfield><subfield code="c">ed. by T.Ohtsuki</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">Amsterdam [u.a.]</subfield><subfield code="b">North-Holland</subfield><subfield code="c">1986</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 356 S.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="1" ind2=" "><subfield code="a">Advances in CAD for VLSI</subfield><subfield code="v">4</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle - Conception et construction</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuit layout</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Verification</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="x">Design and construction</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Layout</subfield><subfield code="0">(DE-588)4269003-1</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">Layout</subfield><subfield code="0">(DE-588)4269003-1</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="2" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2="1"><subfield code="a">Layout</subfield><subfield code="g">Mikroelektronik</subfield><subfield code="0">(DE-588)4264372-7</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="2" ind2=" "><subfield code="8">1\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="3" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="3" ind2=" "><subfield code="8">2\p</subfield><subfield code="5">DE-604</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Ohtsuki, Tatsuo</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="830" ind1=" " ind2="0"><subfield code="a">Advances in CAD for VLSI</subfield><subfield code="v">4</subfield><subfield code="w">(DE-604)BV001897464</subfield><subfield code="9"></subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-015322663</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">1\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield><datafield tag="883" ind1="1" ind2=" "><subfield code="8">2\p</subfield><subfield code="a">cgwrk</subfield><subfield code="d">20201028</subfield><subfield code="q">DE-101</subfield><subfield code="u">https://d-nb.info/provenance/plan#cgwrk</subfield></datafield></record></collection> |
| id | DE-604.BV022107787 |
| illustrated | Not Illustrated |
| index_date | 2024-07-02T16:15:36Z |
| indexdate | 2024-07-09T20:50:44Z |
| institution | BVB |
| isbn | 0444878947 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-015322663 |
| oclc_num | 13064003 |
| open_access_boolean | |
| owner | DE-706 |
| owner_facet | DE-706 |
| physical | IX, 356 S. |
| publishDate | 1986 |
| publishDateSearch | 1986 |
| publishDateSort | 1986 |
| publisher | North-Holland |
| record_format | marc |
| series | Advances in CAD for VLSI |
| series2 | Advances in CAD for VLSI |
| spelling | Layout design and verification ed. by T.Ohtsuki Amsterdam [u.a.] North-Holland 1986 IX, 356 S. txt rdacontent n rdamedia nc rdacarrier Advances in CAD for VLSI 4 Circuits intégrés à très grande échelle - Conception et construction Integrated circuit layout Integrated circuits Verification Integrated circuits Very large scale integration Design and construction Layout Mikroelektronik (DE-588)4264372-7 gnd rswk-swf Entwurf (DE-588)4121208-3 gnd rswk-swf CAD (DE-588)4069794-0 gnd rswk-swf VLSI (DE-588)4117388-0 gnd rswk-swf Layout (DE-588)4269003-1 gnd rswk-swf CAD (DE-588)4069794-0 s DE-604 Layout (DE-588)4269003-1 s VLSI (DE-588)4117388-0 s Layout Mikroelektronik (DE-588)4264372-7 s 1\p DE-604 Entwurf (DE-588)4121208-3 s 2\p DE-604 Ohtsuki, Tatsuo Sonstige oth Advances in CAD for VLSI 4 (DE-604)BV001897464 1\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk 2\p cgwrk 20201028 DE-101 https://d-nb.info/provenance/plan#cgwrk |
| spellingShingle | Layout design and verification Advances in CAD for VLSI Circuits intégrés à très grande échelle - Conception et construction Integrated circuit layout Integrated circuits Verification Integrated circuits Very large scale integration Design and construction Layout Mikroelektronik (DE-588)4264372-7 gnd Entwurf (DE-588)4121208-3 gnd CAD (DE-588)4069794-0 gnd VLSI (DE-588)4117388-0 gnd Layout (DE-588)4269003-1 gnd |
| subject_GND | (DE-588)4264372-7 (DE-588)4121208-3 (DE-588)4069794-0 (DE-588)4117388-0 (DE-588)4269003-1 |
| title | Layout design and verification |
| title_auth | Layout design and verification |
| title_exact_search | Layout design and verification |
| title_exact_search_txtP | Layout design and verification |
| title_full | Layout design and verification ed. by T.Ohtsuki |
| title_fullStr | Layout design and verification ed. by T.Ohtsuki |
| title_full_unstemmed | Layout design and verification ed. by T.Ohtsuki |
| title_short | Layout design and verification |
| title_sort | layout design and verification |
| topic | Circuits intégrés à très grande échelle - Conception et construction Integrated circuit layout Integrated circuits Verification Integrated circuits Very large scale integration Design and construction Layout Mikroelektronik (DE-588)4264372-7 gnd Entwurf (DE-588)4121208-3 gnd CAD (DE-588)4069794-0 gnd VLSI (DE-588)4117388-0 gnd Layout (DE-588)4269003-1 gnd |
| topic_facet | Circuits intégrés à très grande échelle - Conception et construction Integrated circuit layout Integrated circuits Verification Integrated circuits Very large scale integration Design and construction Layout Mikroelektronik Entwurf CAD VLSI Layout |
| volume_link | (DE-604)BV001897464 |
| work_keys_str_mv | AT ohtsukitatsuo layoutdesignandverification |