Automatic characterization of sizing rules for analog integrated circuit design

Gespeichert in:
Bibliographische Detailangaben
Format: Buch
Sprache:German
Veröffentlicht: München TUM, Lehrstuhl f. Entwurfsautomatisierung 2001
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!

MARC

LEADER 00000nam a2200000 c 4500
001 BV013736167
003 DE-604
005 20020125
007 t
008 010521s2001 d||| |||| 00||| ger d
016 7 |a 963030281  |2 DE-101 
035 |a (OCoLC)76313050 
035 |a (DE-599)BVBBV013736167 
040 |a DE-604  |b ger  |e rakwb 
041 0 |a ger 
049 |a DE-91  |a DE-12 
088 |a TUM LEA 01 2 
245 1 0 |a Automatic characterization of sizing rules for analog integrated circuit design  |c H. Gräb ... 
246 1 3 |a TUM LEA 01 2 
264 1 |a München  |b TUM, Lehrstuhl f. Entwurfsautomatisierung  |c 2001 
300 |a 21 S.  |b graph. Darst. 
336 |b txt  |2 rdacontent 
337 |b n  |2 rdamedia 
338 |b nc  |2 rdacarrier 
700 1 |a Gräb, Helmut E.  |e Sonstige  |4 oth 
710 2 |a Technische Universität München  |b Lehrstuhl für Entwurfsautomatisierung  |e Sonstige  |0 (DE-588)10017949-6  |4 oth 
999 |a oai:aleph.bib-bvb.de:BVB01-009388781 

Datensatz im Suchindex

DE-BY-TUM_call_number 0001/2000 B 1310-2001,2
DE-BY-TUM_katkey 1201063
DE-BY-TUM_local_keycode up
DE-BY-TUM_media_number 040004400646
_version_ 1816712084892680192
any_adam_object
building Verbundindex
bvnumber BV013736167
ctrlnum (OCoLC)76313050
(DE-599)BVBBV013736167
format Book
fullrecord <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>00949nam a2200289 c 4500</leader><controlfield tag="001">BV013736167</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">20020125 </controlfield><controlfield tag="007">t</controlfield><controlfield tag="008">010521s2001 d||| |||| 00||| ger d</controlfield><datafield tag="016" ind1="7" ind2=" "><subfield code="a">963030281</subfield><subfield code="2">DE-101</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)76313050</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV013736167</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakwb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">ger</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-12</subfield></datafield><datafield tag="088" ind1=" " ind2=" "><subfield code="a">TUM LEA 01 2</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Automatic characterization of sizing rules for analog integrated circuit design</subfield><subfield code="c">H. Gräb ...</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">TUM LEA 01 2</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">München</subfield><subfield code="b">TUM, Lehrstuhl f. Entwurfsautomatisierung</subfield><subfield code="c">2001</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">21 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="700" ind1="1" ind2=" "><subfield code="a">Gräb, Helmut E.</subfield><subfield code="e">Sonstige</subfield><subfield code="4">oth</subfield></datafield><datafield tag="710" ind1="2" ind2=" "><subfield code="a">Technische Universität München</subfield><subfield code="b">Lehrstuhl für Entwurfsautomatisierung</subfield><subfield code="e">Sonstige</subfield><subfield code="0">(DE-588)10017949-6</subfield><subfield code="4">oth</subfield></datafield><datafield tag="999" ind1=" " ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-009388781</subfield></datafield></record></collection>
id DE-604.BV013736167
illustrated Illustrated
indexdate 2024-11-25T17:19:56Z
institution BVB
institution_GND (DE-588)10017949-6
language German
oai_aleph_id oai:aleph.bib-bvb.de:BVB01-009388781
oclc_num 76313050
open_access_boolean
owner DE-91
DE-BY-TUM
DE-12
owner_facet DE-91
DE-BY-TUM
DE-12
physical 21 S. graph. Darst.
publishDate 2001
publishDateSearch 2001
publishDateSort 2001
publisher TUM, Lehrstuhl f. Entwurfsautomatisierung
record_format marc
spellingShingle Automatic characterization of sizing rules for analog integrated circuit design
title Automatic characterization of sizing rules for analog integrated circuit design
title_alt TUM LEA 01 2
title_auth Automatic characterization of sizing rules for analog integrated circuit design
title_exact_search Automatic characterization of sizing rules for analog integrated circuit design
title_full Automatic characterization of sizing rules for analog integrated circuit design H. Gräb ...
title_fullStr Automatic characterization of sizing rules for analog integrated circuit design H. Gräb ...
title_full_unstemmed Automatic characterization of sizing rules for analog integrated circuit design H. Gräb ...
title_short Automatic characterization of sizing rules for analog integrated circuit design
title_sort automatic characterization of sizing rules for analog integrated circuit design
work_keys_str_mv AT grabhelmute automaticcharacterizationofsizingrulesforanalogintegratedcircuitdesign
AT technischeuniversitatmunchenlehrstuhlfurentwurfsautomatisierung automaticcharacterizationofsizingrulesforanalogintegratedcircuitdesign
AT grabhelmute tumlea012
AT technischeuniversitatmunchenlehrstuhlfurentwurfsautomatisierung tumlea012