Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999
Gespeichert in:
| Körperschaft: | |
|---|---|
| Format: | Tagungsbericht Buch |
| Sprache: | English |
| Veröffentlicht: |
New York
ACM
1999
|
| Schlagworte: | |
| Online-Zugang: | Inhaltsverzeichnis |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV012607705 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t| | ||
| 008 | 990615s1999 xx d||| |||| 10||| eng d | ||
| 020 | |a 1581130899 |9 1-58113-089-9 | ||
| 035 | |a (OCoLC)41815438 | ||
| 035 | |a (DE-599)BVBBV012607705 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91G |a DE-20 | ||
| 050 | 0 | |a TK7874.75 | |
| 084 | |a DAT 190f |2 stub | ||
| 111 | 2 | |a International Symposium on Physical Design |n 3 |d 1999 |c Monterey, Calif. |j Verfasser |0 (DE-588)5340232-7 |4 aut | |
| 245 | 1 | 0 | |a Proceedings |b ISPD-99 ; Monterey, CA, April 12 - 14, 1999 |c 1999 International Symposium on Physical Design |
| 246 | 1 | 3 | |a ISPD-98 |
| 264 | 1 | |a New York |b ACM |c 1999 | |
| 300 | |a IX, 223 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 650 | 4 | |a Integrated circuits |x Design and construction |v Congresses | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration |v Congresses | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a CAD |0 (DE-588)4069794-0 |2 gnd |9 rswk-swf |
| 655 | 7 | |0 (DE-588)1071861417 |a Konferenzschrift |y 1999 |z Monterey Calif. |2 gnd-content | |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | 1 | |a CAD |0 (DE-588)4069794-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 856 | 4 | 2 | |m Digitalisierung TU Muenchen |q application/pdf |u http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008562992&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |3 Inhaltsverzeichnis |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-008562992 | |
Datensatz im Suchindex
| DE-BY-TUM_call_number | 0102 ELT 272f 2001 B 540 |
|---|---|
| DE-BY-TUM_katkey | 1067099 |
| DE-BY-TUM_location | 01 |
| DE-BY-TUM_media_number | 040020434673 |
| _version_ | 1820814436250681344 |
| adam_text | Table
of
Contents
Foreword
............................................................................................................
iv
Symposium
Organization
.........................................................................................
v
Table of Contents
..................................................................................................
™
Session
1.0:
Welcome and Keynote Address
Moderator: Dwight Hill (Synopsys)
•
Welcome to ISPD-99
....................................................................................................................1
D.F. Wong (UT-Austin)
•
Tales From the Trenches
С
Malachowski (nVidia)
Session
1.1:
Tutorial on Clocks
Moderator:
Sachin
Sapatnekar (U. Minnesota)
•
Challenges in Clock Distribution Networks
..........................................................................................2
Eby Friedman, Niraj Bindal (U. Rochester, Intel)
Session
1.2:
Tutorial on Noise
Moderator: Manfred
Wiesel
(Intel)
•
The Deep Sub-micron Signal Integrity Challenge
...................................................................................3
D. Kirkpatrick (Intel)
Session
13:
Analog Design and Signal Analysis
Moderator: C.K. Cheng (UCSD)
•
Methodology to Analyze Power, Voltage Drop and Their Effects on Clock Skew/Delay in Early Stages of Design
......9
M. Iwabuchi,
N.
Sakamoto, Y.
Selcine, T.
Omachi (Hitachi)
•
EMI-Noise Analysis Under ASIC Design Environment
...........................................................................16
5.
Hayashi, M.I. Yamada (Toshiba)
•
An Efficient Sequential Quadratic Programming Formulation of Optimal Wire Spacing for Cross-Talk Noise
Avoidance Routing
......................................................................... 22
P.Morton.W.Dai(UCSC)
Session 1.4: Posters
on Timing and Circuits
Moderator: Rob
Rutenbar
(CMU)
•
Post -Routing Timing Optimization with Routing Characterization
..............................................................30
С
Changfan, Y.-C. Hsu, F.-S. Tsai
(Avant!)
•
Buffer Insertion for Clock Delay and Skew Minimization
.........................................................................36
X.
Zeng,
D.Zhou, W. Li (Fudan U.,
UNC)
•
Incremental Capacitance Extraction and its Application to Iterative Timing Driven Detailed Routing
.....................42
Y. Yuan, P. Banerjee (Northwestern U.)
•
Interconnect Coupling Noise in CMOS VSLI Circuits
............................................................................48
K. Tang, E. Friedman (U. Rochester)
Session
1.5:
Panel: SCR Physical Design Top Ten Problems
Moderator: Chuck Alpert (IBM)
•
SRC Top Ten Physical Design Problems
............................................................................................55
J. Parkhurst,
N.
Sherwani, S.
Maturi,
D.
Ahrams,
E. Chiprout (Intel, LSI Logic Corp., National
Semiconductor,
IBM)
Session
2:
Benchmarks
Moderator:
Jochen
Jess
(Eindhoven)
•
Towards Synthetic Benchmark Circuits for Evaluating Timing-Driven CAD Tools
..........................................60
D. Stroobandt, P.I Verplaetse, J. Van Campenhout (U
.
Ghent)
•
Generation of Very Large Circuits to Benchmark the Partitioning of FPGA s
..................................................67
J. Pistorius,
E. Legai,
M. Minoux
(Mentor, Pierre
et
Marie Curie)
•
Transistor-Level Micro Placement and Routing for Two-Dimensional Digital VLSI Cell Synthesis
.......................74
M. Riepe,
K. Sakallah
(U. Michigan)
Session
2.1:
Partitioning, Placement, and Floorplanning
Moderator: Massoud Pedram
(USC)
•
Partitioning by Iterative Deletion
...................................................................................................83
P.H. Madden
(SUNY)
•
Optimal Partitioners and End-Case Placers for Standard-Cell Layout
...........................................................90
A.E. Caldwell,
A.B.
Kahng, B.I.L. Markov (UCLA)
•
Slicing Floorplans with Range Constraints
.........................................................................................97
F.Y. Young, D.F. Wong (UT-Austin)
•
Arbitrary
Convex
and Concave
Rectilinear
Block
Packing
......................................................................103
К.
Fujiyosi,
H.
Murata (Tokyo
U.)
Session
2.2:
Tutorial on Manufacturing
Moderator: Andrew Kahng (UCLA)
•
Subwavelength Optical Lithography: Challenges and Impact on Physical Design
...........................................112
A.B.
Kahng, Y.C..
Pati
(UCLA, Numeric Technologies)
Session
2.3:
Sizing and Buffering, Plus Lithography
Moderator: Jason Cong (UCLA)
•
Optimal Phase Conflict Removal for Layout of Dark Field Alternating Phase Shifting Masks
...........................121
P. Berman,
A.B.
Kahng, D. Vidhani,
E.H.
Wang, F.A.
Zelikovsky (UCLA, Penn State, Georgia State)
•
Gate Sizing with Controlled Displacement
.......................................................................................127
W. Chen, C.-T. Hsieh, M. Pedram
(USC)
•
Simultaneous Buffer Insertion and Non-Hanan Optimization for VLSI Interconnect Under a Higher Order AWE Model
..........................................................................................................................................133
J.
Ни,
S.
Sapatnekar
(U.
of Minnesota)
Session
2.4:
Posters on Placement and Partitioning
Moderator:
Carl Sechen
(U.
Washington)
•
Efficient Solution of Systems of Orientation Constraints
.....................................................................140
J. Ganley (Cadence)
•
Behavior of Congestion Minimization During Placement
....................................................................145
M. Wang, M. Sarrafzadeh (Northwestern U.)
•
Partitioning with Terminals: A New Problem and New Benchmarks
.......................................................151
C. Alpen,
A. Caldwell,
A.B.
Kahng, I. Markov (UCLA and IBM)
•
Transistor-Level Placement for Full Custom Datapath Cell Design
...................................... 158
D. Vahia, M.
Ciesielski (U.
Mass)
•
Circuit Clustering Using Graph Coloring
....................................................................................164
A. Singh, M.Marek-SadowskaiUCSB)
Session
2.5:
Dinner Talk
Moderator: Martin Wong (UT-Austin)
•
Why So Many Start-ups Today? A Designer and Venture Capitalist s View
................................................170
A. Bechtolsheim (Silicon Valley)
Vili
Session 3.0:
Thermal
and
MCM
Moderator: Naveed Sherwani (Intel)
•
Interconnect Thermal Modeling for Determining Design Limits on Current Density
...................................172
D. Chen, E. Li, E.
Rosenbaum,
S.-M.
Kang
(U.
Illinois)
•
Standard Cell Placement for Even On-Chip Thermal Distribution
.........................................................179
C.-H. Tsai, S.-M. Kang (U. Illinois)
Session
3.1:
Global Routing
Moderator: Patrick Groeneveld (Magma)
•
Measuring Nets Routability for MCM s General Area Routing Problems
.................................................186
Kusnadi, J.D. Carothers (U. Arizona)
•
Getting to the Bottom of
DSM
II: The Global Wiring Paradigm
...........................................................193
D. Sylvester, K. Keutzer (U. Berkeley)
•
Crosstalk Constrained Global Route Embedding
..............................................................................201
P. Parakh, R.B. Brown (U. Michigan)
Session
3.2:
Routing
Moderator: Ren-Song Tsay (Axis)
•
Timing Driven Maze Routing
....................................................................................................208
S.-W.
Hur,
A. Jagannathan, J.
Ullis
(U.
Illinois at Chicago)
•
Via Design Rule Consideration in Multi-Layer Maze Routing Algorithms
...............................................214
/.
Cong, J. Fang, K.-Y. Khoo (UCLA)
Session
33:
Panel Physical Synthesis
Moderator: Wayne Dai (UCSC)
•
Layout Driven Synthesis or Synthesis Driven Layout?
.......................................................................221
W. Dai (UCSC)
Author Index
........................................................................................................................222
ix
|
| any_adam_object | 1 |
| author_corporate | International Symposium on Physical Design Monterey, Calif |
| author_corporate_role | aut |
| author_facet | International Symposium on Physical Design Monterey, Calif |
| author_sort | International Symposium on Physical Design Monterey, Calif |
| building | Verbundindex |
| bvnumber | BV012607705 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874.75 |
| callnumber-search | TK7874.75 |
| callnumber-sort | TK 47874.75 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_tum | DAT 190f |
| ctrlnum | (OCoLC)41815438 (DE-599)BVBBV012607705 |
| discipline | Informatik |
| format | Conference Proceeding Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01622nam a2200397 c 4500</leader><controlfield tag="001">BV012607705</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">990615s1999 xx d||| |||| 10||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">1581130899</subfield><subfield code="9">1-58113-089-9</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)41815438</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV012607705</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91G</subfield><subfield code="a">DE-20</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874.75</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">DAT 190f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="111" ind1="2" ind2=" "><subfield code="a">International Symposium on Physical Design</subfield><subfield code="n">3</subfield><subfield code="d">1999</subfield><subfield code="c">Monterey, Calif.</subfield><subfield code="j">Verfasser</subfield><subfield code="0">(DE-588)5340232-7</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">Proceedings</subfield><subfield code="b">ISPD-99 ; Monterey, CA, April 12 - 14, 1999</subfield><subfield code="c">1999 International Symposium on Physical Design</subfield></datafield><datafield tag="246" ind1="1" ind2="3"><subfield code="a">ISPD-98</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York</subfield><subfield code="b">ACM</subfield><subfield code="c">1999</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">IX, 223 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Design and construction</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield><subfield code="v">Congresses</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="655" ind1=" " ind2="7"><subfield code="0">(DE-588)1071861417</subfield><subfield code="a">Konferenzschrift</subfield><subfield code="y">1999</subfield><subfield code="z">Monterey Calif.</subfield><subfield code="2">gnd-content</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2="1"><subfield code="a">CAD</subfield><subfield code="0">(DE-588)4069794-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="856" ind1="4" ind2="2"><subfield code="m">Digitalisierung TU Muenchen</subfield><subfield code="q">application/pdf</subfield><subfield code="u">http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008562992&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA</subfield><subfield code="3">Inhaltsverzeichnis</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-008562992</subfield></datafield></record></collection> |
| genre | (DE-588)1071861417 Konferenzschrift 1999 Monterey Calif. gnd-content |
| genre_facet | Konferenzschrift 1999 Monterey Calif. |
| id | DE-604.BV012607705 |
| illustrated | Illustrated |
| indexdate | 2024-12-23T15:07:20Z |
| institution | BVB |
| institution_GND | (DE-588)5340232-7 |
| isbn | 1581130899 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-008562992 |
| oclc_num | 41815438 |
| open_access_boolean | |
| owner | DE-91G DE-BY-TUM DE-20 |
| owner_facet | DE-91G DE-BY-TUM DE-20 |
| physical | IX, 223 S. graph. Darst. |
| publishDate | 1999 |
| publishDateSearch | 1999 |
| publishDateSort | 1999 |
| publisher | ACM |
| record_format | marc |
| spellingShingle | Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999 Integrated circuits Design and construction Congresses Integrated circuits Very large scale integration Congresses VLSI (DE-588)4117388-0 gnd CAD (DE-588)4069794-0 gnd |
| subject_GND | (DE-588)4117388-0 (DE-588)4069794-0 (DE-588)1071861417 |
| title | Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999 |
| title_alt | ISPD-98 |
| title_auth | Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999 |
| title_exact_search | Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999 |
| title_full | Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999 1999 International Symposium on Physical Design |
| title_fullStr | Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999 1999 International Symposium on Physical Design |
| title_full_unstemmed | Proceedings ISPD-99 ; Monterey, CA, April 12 - 14, 1999 1999 International Symposium on Physical Design |
| title_short | Proceedings |
| title_sort | proceedings ispd 99 monterey ca april 12 14 1999 |
| title_sub | ISPD-99 ; Monterey, CA, April 12 - 14, 1999 |
| topic | Integrated circuits Design and construction Congresses Integrated circuits Very large scale integration Congresses VLSI (DE-588)4117388-0 gnd CAD (DE-588)4069794-0 gnd |
| topic_facet | Integrated circuits Design and construction Congresses Integrated circuits Very large scale integration Congresses VLSI CAD Konferenzschrift 1999 Monterey Calif. |
| url | http://bvbr.bib-bvb.de:8991/F?func=service&doc_library=BVB01&local_base=BVB01&doc_number=008562992&sequence=000002&line_number=0001&func_code=DB_RECORDS&service_type=MEDIA |
| work_keys_str_mv | AT internationalsymposiumonphysicaldesignmontereycalif proceedingsispd99montereycaapril12141999 AT internationalsymposiumonphysicaldesignmontereycalif ispd98 |