VLSI system design when and how to design very-largescale integrated circuits
Gespeichert in:
| 1. Verfasser: | |
|---|---|
| Format: | Buch |
| Sprache: | English |
| Veröffentlicht: |
New York (u.a.)
Wiley
1982
|
| Schriftenreihe: | A Wiley-Interscience publication.
|
| Schlagworte: | |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
MARC
| LEADER | 00000nam a2200000 c 4500 | ||
|---|---|---|---|
| 001 | BV002016297 | ||
| 003 | DE-604 | ||
| 005 | 00000000000000.0 | ||
| 007 | t| | ||
| 008 | 890928s1982 xx d||| |||| 00||| eng d | ||
| 020 | |a 0471860905 |9 0-471-86090-5 | ||
| 035 | |a (OCoLC)8475820 | ||
| 035 | |a (DE-599)BVBBV002016297 | ||
| 040 | |a DE-604 |b ger |e rakddb | ||
| 041 | 0 | |a eng | |
| 049 | |a DE-91 |a DE-92 |a DE-739 |a DE-20 |a DE-83 | ||
| 050 | 0 | |a TK7874 | |
| 082 | 0 | |a 621.381/73 |2 19 | |
| 084 | |a ST 190 |0 (DE-625)143607: |2 rvk | ||
| 084 | |a ZN 4952 |0 (DE-625)157425: |2 rvk | ||
| 084 | |a ELT 272f |2 stub | ||
| 084 | |a ELT 355f |2 stub | ||
| 100 | 1 | |a Muroga, Saburo |e Verfasser |4 aut | |
| 245 | 1 | 0 | |a VLSI system design |b when and how to design very-largescale integrated circuits |
| 264 | 1 | |a New York (u.a.) |b Wiley |c 1982 | |
| 300 | |a XIII, 496 S. |b graph. Darst. | ||
| 336 | |b txt |2 rdacontent | ||
| 337 | |b n |2 rdamedia | ||
| 338 | |b nc |2 rdacarrier | ||
| 490 | 0 | |a A Wiley-Interscience publication. | |
| 500 | |a Literaturverz. S. 449 - 489 | ||
| 650 | 4 | |a Circuits intégrés à très grande échelle | |
| 650 | 7 | |a Circuits intégrés à très large échelle |2 ram | |
| 650 | 4 | |a Integrated circuits |x Very large scale integration | |
| 650 | 0 | 7 | |a VLSI |0 (DE-588)4117388-0 |2 gnd |9 rswk-swf |
| 650 | 0 | 7 | |a Entwurf |0 (DE-588)4121208-3 |2 gnd |9 rswk-swf |
| 689 | 0 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 0 | |5 DE-604 | |
| 689 | 1 | 0 | |a VLSI |0 (DE-588)4117388-0 |D s |
| 689 | 1 | 1 | |a Entwurf |0 (DE-588)4121208-3 |D s |
| 689 | 1 | |5 DE-604 | |
| 943 | 1 | |a oai:aleph.bib-bvb.de:BVB01-001316391 | |
Datensatz im Suchindex
| DE-BY-TUM_call_number | 0001 83 A 250 0831 TE.196 |
|---|---|
| DE-BY-TUM_katkey | 200004 |
| DE-BY-TUM_location | Mag LSB |
| DE-BY-TUM_media_number | 040001195617 TEMP3055435 |
| _version_ | 1820805272023597057 |
| any_adam_object | |
| author | Muroga, Saburo |
| author_facet | Muroga, Saburo |
| author_role | aut |
| author_sort | Muroga, Saburo |
| author_variant | s m sm |
| building | Verbundindex |
| bvnumber | BV002016297 |
| callnumber-first | T - Technology |
| callnumber-label | TK7874 |
| callnumber-raw | TK7874 |
| callnumber-search | TK7874 |
| callnumber-sort | TK 47874 |
| callnumber-subject | TK - Electrical and Nuclear Engineering |
| classification_rvk | ST 190 ZN 4952 |
| classification_tum | ELT 272f ELT 355f |
| ctrlnum | (OCoLC)8475820 (DE-599)BVBBV002016297 |
| dewey-full | 621.381/73 |
| dewey-hundreds | 600 - Technology (Applied sciences) |
| dewey-ones | 621 - Applied physics |
| dewey-raw | 621.381/73 |
| dewey-search | 621.381/73 |
| dewey-sort | 3621.381 273 |
| dewey-tens | 620 - Engineering and allied operations |
| discipline | Informatik Elektrotechnik / Elektronik / Nachrichtentechnik |
| format | Book |
| fullrecord | <?xml version="1.0" encoding="UTF-8"?><collection xmlns="http://www.loc.gov/MARC21/slim"><record><leader>01548nam a2200469 c 4500</leader><controlfield tag="001">BV002016297</controlfield><controlfield tag="003">DE-604</controlfield><controlfield tag="005">00000000000000.0</controlfield><controlfield tag="007">t|</controlfield><controlfield tag="008">890928s1982 xx d||| |||| 00||| eng d</controlfield><datafield tag="020" ind1=" " ind2=" "><subfield code="a">0471860905</subfield><subfield code="9">0-471-86090-5</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(OCoLC)8475820</subfield></datafield><datafield tag="035" ind1=" " ind2=" "><subfield code="a">(DE-599)BVBBV002016297</subfield></datafield><datafield tag="040" ind1=" " ind2=" "><subfield code="a">DE-604</subfield><subfield code="b">ger</subfield><subfield code="e">rakddb</subfield></datafield><datafield tag="041" ind1="0" ind2=" "><subfield code="a">eng</subfield></datafield><datafield tag="049" ind1=" " ind2=" "><subfield code="a">DE-91</subfield><subfield code="a">DE-92</subfield><subfield code="a">DE-739</subfield><subfield code="a">DE-20</subfield><subfield code="a">DE-83</subfield></datafield><datafield tag="050" ind1=" " ind2="0"><subfield code="a">TK7874</subfield></datafield><datafield tag="082" ind1="0" ind2=" "><subfield code="a">621.381/73</subfield><subfield code="2">19</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ST 190</subfield><subfield code="0">(DE-625)143607:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ZN 4952</subfield><subfield code="0">(DE-625)157425:</subfield><subfield code="2">rvk</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 272f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="084" ind1=" " ind2=" "><subfield code="a">ELT 355f</subfield><subfield code="2">stub</subfield></datafield><datafield tag="100" ind1="1" ind2=" "><subfield code="a">Muroga, Saburo</subfield><subfield code="e">Verfasser</subfield><subfield code="4">aut</subfield></datafield><datafield tag="245" ind1="1" ind2="0"><subfield code="a">VLSI system design</subfield><subfield code="b">when and how to design very-largescale integrated circuits</subfield></datafield><datafield tag="264" ind1=" " ind2="1"><subfield code="a">New York (u.a.)</subfield><subfield code="b">Wiley</subfield><subfield code="c">1982</subfield></datafield><datafield tag="300" ind1=" " ind2=" "><subfield code="a">XIII, 496 S.</subfield><subfield code="b">graph. Darst.</subfield></datafield><datafield tag="336" ind1=" " ind2=" "><subfield code="b">txt</subfield><subfield code="2">rdacontent</subfield></datafield><datafield tag="337" ind1=" " ind2=" "><subfield code="b">n</subfield><subfield code="2">rdamedia</subfield></datafield><datafield tag="338" ind1=" " ind2=" "><subfield code="b">nc</subfield><subfield code="2">rdacarrier</subfield></datafield><datafield tag="490" ind1="0" ind2=" "><subfield code="a">A Wiley-Interscience publication.</subfield></datafield><datafield tag="500" ind1=" " ind2=" "><subfield code="a">Literaturverz. S. 449 - 489</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Circuits intégrés à très grande échelle</subfield></datafield><datafield tag="650" ind1=" " ind2="7"><subfield code="a">Circuits intégrés à très large échelle</subfield><subfield code="2">ram</subfield></datafield><datafield tag="650" ind1=" " ind2="4"><subfield code="a">Integrated circuits</subfield><subfield code="x">Very large scale integration</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="650" ind1="0" ind2="7"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="2">gnd</subfield><subfield code="9">rswk-swf</subfield></datafield><datafield tag="689" ind1="0" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="0" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="689" ind1="1" ind2="0"><subfield code="a">VLSI</subfield><subfield code="0">(DE-588)4117388-0</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2="1"><subfield code="a">Entwurf</subfield><subfield code="0">(DE-588)4121208-3</subfield><subfield code="D">s</subfield></datafield><datafield tag="689" ind1="1" ind2=" "><subfield code="5">DE-604</subfield></datafield><datafield tag="943" ind1="1" ind2=" "><subfield code="a">oai:aleph.bib-bvb.de:BVB01-001316391</subfield></datafield></record></collection> |
| id | DE-604.BV002016297 |
| illustrated | Illustrated |
| indexdate | 2024-12-23T10:28:01Z |
| institution | BVB |
| isbn | 0471860905 |
| language | English |
| oai_aleph_id | oai:aleph.bib-bvb.de:BVB01-001316391 |
| oclc_num | 8475820 |
| open_access_boolean | |
| owner | DE-91 DE-BY-TUM DE-92 DE-739 DE-20 DE-83 |
| owner_facet | DE-91 DE-BY-TUM DE-92 DE-739 DE-20 DE-83 |
| physical | XIII, 496 S. graph. Darst. |
| publishDate | 1982 |
| publishDateSearch | 1982 |
| publishDateSort | 1982 |
| publisher | Wiley |
| record_format | marc |
| series2 | A Wiley-Interscience publication. |
| spellingShingle | Muroga, Saburo VLSI system design when and how to design very-largescale integrated circuits Circuits intégrés à très grande échelle Circuits intégrés à très large échelle ram Integrated circuits Very large scale integration VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd |
| subject_GND | (DE-588)4117388-0 (DE-588)4121208-3 |
| title | VLSI system design when and how to design very-largescale integrated circuits |
| title_auth | VLSI system design when and how to design very-largescale integrated circuits |
| title_exact_search | VLSI system design when and how to design very-largescale integrated circuits |
| title_full | VLSI system design when and how to design very-largescale integrated circuits |
| title_fullStr | VLSI system design when and how to design very-largescale integrated circuits |
| title_full_unstemmed | VLSI system design when and how to design very-largescale integrated circuits |
| title_short | VLSI system design |
| title_sort | vlsi system design when and how to design very largescale integrated circuits |
| title_sub | when and how to design very-largescale integrated circuits |
| topic | Circuits intégrés à très grande échelle Circuits intégrés à très large échelle ram Integrated circuits Very large scale integration VLSI (DE-588)4117388-0 gnd Entwurf (DE-588)4121208-3 gnd |
| topic_facet | Circuits intégrés à très grande échelle Circuits intégrés à très large échelle Integrated circuits Very large scale integration VLSI Entwurf |
| work_keys_str_mv | AT murogasaburo vlsisystemdesignwhenandhowtodesignverylargescaleintegratedcircuits |