Verification of instruction set specification for an ASIP

Verification of instruction set specification for an ASIP

In order to gain the great performance of ASIP, this paper discusses different aspects of an ASIP instruction set specification like syntax, encoding, constraints as welt as behaviors, and introduces our ADL model based methodology to check them. The automatic generation of test cases based on our s...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Veröffentlicht in:Journal of Harbin Institute of Technology 2008-08, Vol.15 (4), p.482-486
1. Verfasser: 纪金松 MAIER Stefan 聂晓宁 周学海
Format: Artikel
Sprache:eng
Schlagworte:
技术性能
计算机技术
验证方法
Online-Zugang:Volltext
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page 486
container_issue 4
container_start_page 482
container_title Journal of Harbin Institute of Technology
container_volume 15
creator 纪金松 MAIER Stefan 聂晓宁 周学海
description In order to gain the great performance of ASIP, this paper discusses different aspects of an ASIP instruction set specification like syntax, encoding, constraints as welt as behaviors, and introduces our ADL model based methodology to check them. The automatic generation of test cases based on our straight-forward instruction representation is shown, and the efficient generation of them with good coverage is shown as well. The verification of the constraint checker, a very important tool for programmer, is performed. Results show that the toolkit can find some errors in previous delivery tools, and the introduced methodology verifies the feasibility of our instruction set specification.
format Article
fullrecord <record><control><sourceid>wanfang_jour_chong</sourceid><recordid>TN_cdi_wanfang_journals_hebgydxxb_e200804008</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><cqvip_id>28326839</cqvip_id><wanfj_id>hebgydxxb_e200804008</wanfj_id><sourcerecordid>hebgydxxb_e200804008</sourcerecordid><originalsourceid>FETCH-LOGICAL-c1348-518802b56e845bf63b709c0debf2423a1a714f14c1a6d7495eb43891af551c853</originalsourceid><addsrcrecordid>eNpFjVtLAzEUhPOgYK3-h-CzC-fktsljKV4KhQpeXpckm2xTS1Y3W6z_3sUKvsww8M3MGZkhgKwMIr8gl6XsALgxoGbEvIUhxeTtmPpM-0hTLuNw8L-xhJGWj-D_gdgP1Ga6eF49XZHzaPclXP_5nLze370sH6v15mG1XKwrj1zoSqLWwJxUQQvpouKuBuOhDS4ywbhFW6OIKDxa1dbCyOAE1wZtlBK9lnxObk-7XzZHm7tm1x-GPD022-C67_Z4dE1gABrEJBN-c8L9ts_dZ5oKzvr3mPahYZozpbnhP8kKT68</addsrcrecordid><sourcetype>Aggregation Database</sourcetype><iscdi>true</iscdi><recordtype>article</recordtype></control><display><type>article</type><title>Verification of instruction set specification for an ASIP</title><source>Alma/SFX Local Collection</source><creator>纪金松 MAIER Stefan 聂晓宁 周学海</creator><creatorcontrib>纪金松 MAIER Stefan 聂晓宁 周学海</creatorcontrib><description>In order to gain the great performance of ASIP, this paper discusses different aspects of an ASIP instruction set specification like syntax, encoding, constraints as welt as behaviors, and introduces our ADL model based methodology to check them. The automatic generation of test cases based on our straight-forward instruction representation is shown, and the efficient generation of them with good coverage is shown as well. The verification of the constraint checker, a very important tool for programmer, is performed. Results show that the toolkit can find some errors in previous delivery tools, and the introduced methodology verifies the feasibility of our instruction set specification.</description><identifier>ISSN: 1005-9113</identifier><language>eng</language><publisher>Dept. of Computer Science, USTC, Hefei 230027, China%Infineon Technologies AG, Munich, Germany, 85579</publisher><subject>技术性能 ; 计算机技术 ; 验证方法</subject><ispartof>Journal of Harbin Institute of Technology, 2008-08, Vol.15 (4), p.482-486</ispartof><rights>Copyright © Wanfang Data Co. Ltd. All Rights Reserved.</rights><lds50>peer_reviewed</lds50><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Uhttp://image.cqvip.com/vip1000/qk/86045X/86045X.jpg</thumbnail><link.rule.ids>314,776,780</link.rule.ids></links><search><creatorcontrib>纪金松 MAIER Stefan 聂晓宁 周学海</creatorcontrib><title>Verification of instruction set specification for an ASIP</title><title>Journal of Harbin Institute of Technology</title><addtitle>Journal of Harbin Institute of Technology</addtitle><description>In order to gain the great performance of ASIP, this paper discusses different aspects of an ASIP instruction set specification like syntax, encoding, constraints as welt as behaviors, and introduces our ADL model based methodology to check them. The automatic generation of test cases based on our straight-forward instruction representation is shown, and the efficient generation of them with good coverage is shown as well. The verification of the constraint checker, a very important tool for programmer, is performed. Results show that the toolkit can find some errors in previous delivery tools, and the introduced methodology verifies the feasibility of our instruction set specification.</description><subject>技术性能</subject><subject>计算机技术</subject><subject>验证方法</subject><issn>1005-9113</issn><fulltext>true</fulltext><rsrctype>article</rsrctype><creationdate>2008</creationdate><recordtype>article</recordtype><recordid>eNpFjVtLAzEUhPOgYK3-h-CzC-fktsljKV4KhQpeXpckm2xTS1Y3W6z_3sUKvsww8M3MGZkhgKwMIr8gl6XsALgxoGbEvIUhxeTtmPpM-0hTLuNw8L-xhJGWj-D_gdgP1Ga6eF49XZHzaPclXP_5nLze370sH6v15mG1XKwrj1zoSqLWwJxUQQvpouKuBuOhDS4ywbhFW6OIKDxa1dbCyOAE1wZtlBK9lnxObk-7XzZHm7tm1x-GPD022-C67_Z4dE1gABrEJBN-c8L9ts_dZ5oKzvr3mPahYZozpbnhP8kKT68</recordid><startdate>200808</startdate><enddate>200808</enddate><creator>纪金松 MAIER Stefan 聂晓宁 周学海</creator><general>Dept. of Computer Science, USTC, Hefei 230027, China%Infineon Technologies AG, Munich, Germany, 85579</general><scope>2RA</scope><scope>92L</scope><scope>CQIGP</scope><scope>W92</scope><scope>~WA</scope><scope>2B.</scope><scope>4A8</scope><scope>92I</scope><scope>93N</scope><scope>PSX</scope><scope>TCJ</scope></search><sort><creationdate>200808</creationdate><title>Verification of instruction set specification for an ASIP</title><author>纪金松 MAIER Stefan 聂晓宁 周学海</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-LOGICAL-c1348-518802b56e845bf63b709c0debf2423a1a714f14c1a6d7495eb43891af551c853</frbrgroupid><rsrctype>articles</rsrctype><prefilter>articles</prefilter><language>eng</language><creationdate>2008</creationdate><topic>技术性能</topic><topic>计算机技术</topic><topic>验证方法</topic><toplevel>peer_reviewed</toplevel><toplevel>online_resources</toplevel><creatorcontrib>纪金松 MAIER Stefan 聂晓宁 周学海</creatorcontrib><collection>中文科技期刊数据库</collection><collection>中文科技期刊数据库-CALIS站点</collection><collection>中文科技期刊数据库-7.0平台</collection><collection>中文科技期刊数据库-工程技术</collection><collection>中文科技期刊数据库- 镜像站点</collection><collection>Wanfang Data Journals - Hong Kong</collection><collection>WANFANG Data Centre</collection><collection>Wanfang Data Journals</collection><collection>万方数据期刊 - 香港版</collection><collection>China Online Journals (COJ)</collection><collection>China Online Journals (COJ)</collection><jtitle>Journal of Harbin Institute of Technology</jtitle></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext</fulltext></delivery><addata><au>纪金松 MAIER Stefan 聂晓宁 周学海</au><format>journal</format><genre>article</genre><ristype>JOUR</ristype><atitle>Verification of instruction set specification for an ASIP</atitle><jtitle>Journal of Harbin Institute of Technology</jtitle><addtitle>Journal of Harbin Institute of Technology</addtitle><date>2008-08</date><risdate>2008</risdate><volume>15</volume><issue>4</issue><spage>482</spage><epage>486</epage><pages>482-486</pages><issn>1005-9113</issn><abstract>In order to gain the great performance of ASIP, this paper discusses different aspects of an ASIP instruction set specification like syntax, encoding, constraints as welt as behaviors, and introduces our ADL model based methodology to check them. The automatic generation of test cases based on our straight-forward instruction representation is shown, and the efficient generation of them with good coverage is shown as well. The verification of the constraint checker, a very important tool for programmer, is performed. Results show that the toolkit can find some errors in previous delivery tools, and the introduced methodology verifies the feasibility of our instruction set specification.</abstract><pub>Dept. of Computer Science, USTC, Hefei 230027, China%Infineon Technologies AG, Munich, Germany, 85579</pub><tpages>5</tpages></addata></record>
fulltext fulltext
identifier ISSN: 1005-9113
ispartof Journal of Harbin Institute of Technology, 2008-08, Vol.15 (4), p.482-486
issn 1005-9113
language eng
recordid cdi_wanfang_journals_hebgydxxb_e200804008
source Alma/SFX Local Collection
subjects 技术性能
计算机技术
验证方法
title Verification of instruction set specification for an ASIP
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-12T19%3A45%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-wanfang_jour_chong&rft_val_fmt=info:ofi/fmt:kev:mtx:journal&rft.genre=article&rft.atitle=Verification%20of%20instruction%20set%20specification%20for%20an%20ASIP&rft.jtitle=Journal%20of%20Harbin%20Institute%20of%20Technology&rft.au=%E7%BA%AA%E9%87%91%E6%9D%BE%20MAIER%20Stefan%20%E8%81%82%E6%99%93%E5%AE%81%20%E5%91%A8%E5%AD%A6%E6%B5%B7&rft.date=2008-08&rft.volume=15&rft.issue=4&rft.spage=482&rft.epage=486&rft.pages=482-486&rft.issn=1005-9113&rft_id=info:doi/&rft_dat=%3Cwanfang_jour_chong%3Ehebgydxxb_e200804008%3C/wanfang_jour_chong%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rft_cqvip_id=28326839&rft_wanfj_id=hebgydxxb_e200804008&rfr_iscdi=true