Method of forming a backside contact structure having selective side-wall isolation

A backside contact structure is created using the following sequence of steps: etching a deep trench from the front surface of the semiconductor wafer to the buried layer to be contacted; depositing an isolation layer into the trench which covers the surfaces of the trench; performing an ion beam an...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Telefunken Semiconductors America LLC
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Telefunken Semiconductors America LLC
description A backside contact structure is created using the following sequence of steps: etching a deep trench from the front surface of the semiconductor wafer to the buried layer to be contacted; depositing an isolation layer into the trench which covers the surfaces of the trench; performing an ion beam anisotropic etch in order to selectively etch the isolation layer at the bottom of the trench; filling the trench with a conductive material in order to create an electrical connection to the backside layer. The process can either be performed at a front-end stage of wafer processing following the formation of shallow trench isolation structures, or at a back-end stage after device transistors are formed. The backside contact structure so fabricated is used to electrically isolate circuit structures constructed on the wafer's upper surface, so that the various components of an integrated circuit can operate at different reference voltages.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_09230861</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>09230861</sourcerecordid><originalsourceid>FETCH-uspatents_grants_092308613</originalsourceid><addsrcrecordid>eNqNyrEKwjAQANAsDqL-w_1AoVoQnUVxcdJdzuulDcac5C719yXgBzi95c3d9cI2Sg_iwUt-hTQAwgPpqaFnIEmGZKCWC1nJDCNO9ShHJgsTQ33NB2OEoBLRgqSlm3mMyqufCwen4-1wboq-0TiZ3oeMlXa_6drddt39Ub4hojmT</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of forming a backside contact structure having selective side-wall isolation</title><source>USPTO Issued Patents</source><creator>Telefunken Semiconductors America LLC</creator><creatorcontrib>Telefunken Semiconductors America LLC</creatorcontrib><description>A backside contact structure is created using the following sequence of steps: etching a deep trench from the front surface of the semiconductor wafer to the buried layer to be contacted; depositing an isolation layer into the trench which covers the surfaces of the trench; performing an ion beam anisotropic etch in order to selectively etch the isolation layer at the bottom of the trench; filling the trench with a conductive material in order to create an electrical connection to the backside layer. The process can either be performed at a front-end stage of wafer processing following the formation of shallow trench isolation structures, or at a back-end stage after device transistors are formed. The backside contact structure so fabricated is used to electrically isolate circuit structures constructed on the wafer's upper surface, so that the various components of an integrated circuit can operate at different reference voltages.</description><language>eng</language><creationdate>2016</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9230861$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/9230861$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Telefunken Semiconductors America LLC</creatorcontrib><title>Method of forming a backside contact structure having selective side-wall isolation</title><description>A backside contact structure is created using the following sequence of steps: etching a deep trench from the front surface of the semiconductor wafer to the buried layer to be contacted; depositing an isolation layer into the trench which covers the surfaces of the trench; performing an ion beam anisotropic etch in order to selectively etch the isolation layer at the bottom of the trench; filling the trench with a conductive material in order to create an electrical connection to the backside layer. The process can either be performed at a front-end stage of wafer processing following the formation of shallow trench isolation structures, or at a back-end stage after device transistors are formed. The backside contact structure so fabricated is used to electrically isolate circuit structures constructed on the wafer's upper surface, so that the various components of an integrated circuit can operate at different reference voltages.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2016</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyrEKwjAQANAsDqL-w_1AoVoQnUVxcdJdzuulDcac5C719yXgBzi95c3d9cI2Sg_iwUt-hTQAwgPpqaFnIEmGZKCWC1nJDCNO9ShHJgsTQ33NB2OEoBLRgqSlm3mMyqufCwen4-1wboq-0TiZ3oeMlXa_6drddt39Ub4hojmT</recordid><startdate>20160105</startdate><enddate>20160105</enddate><creator>Telefunken Semiconductors America LLC</creator><scope>EFH</scope></search><sort><creationdate>20160105</creationdate><title>Method of forming a backside contact structure having selective side-wall isolation</title></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_092308613</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2016</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Telefunken Semiconductors America LLC</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><aucorp>Telefunken Semiconductors America LLC</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of forming a backside contact structure having selective side-wall isolation</title><date>2016-01-05</date><risdate>2016</risdate><abstract>A backside contact structure is created using the following sequence of steps: etching a deep trench from the front surface of the semiconductor wafer to the buried layer to be contacted; depositing an isolation layer into the trench which covers the surfaces of the trench; performing an ion beam anisotropic etch in order to selectively etch the isolation layer at the bottom of the trench; filling the trench with a conductive material in order to create an electrical connection to the backside layer. The process can either be performed at a front-end stage of wafer processing following the formation of shallow trench isolation structures, or at a back-end stage after device transistors are formed. The backside contact structure so fabricated is used to electrically isolate circuit structures constructed on the wafer's upper surface, so that the various components of an integrated circuit can operate at different reference voltages.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_09230861
source USPTO Issued Patents
title Method of forming a backside contact structure having selective side-wall isolation
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T07%3A07%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.aucorp=Telefunken%20Semiconductors%20America%20LLC&rft.date=2016-01-05&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E09230861%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true