Optimizing memory copy routine selection for message passing in a multicore architecture
In one embodiment, the present invention includes a method to obtain topology information regarding a system including at least one multicore processor, provide the topology information to a plurality of parallel processes, generate a topological map based on the topology information, access the top...
Gespeichert in:
| Hauptverfasser: | , , , , , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Sapronov, Sergey I Bayduraev, Alexey V Supalov, Alexander V Truschin, Vladimir D Ermolaev, Igor Mishura, Dmitry |
| description | In one embodiment, the present invention includes a method to obtain topology information regarding a system including at least one multicore processor, provide the topology information to a plurality of parallel processes, generate a topological map based on the topology information, access the topological map to determine a topological relationship between a sender process and a receiver process, and select a given memory copy routine to pass a message from the sender process to the receiver process based at least in part on the topological relationship. Other embodiments are described and claimed. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08347038</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08347038</sourcerecordid><originalsourceid>FETCH-uspatents_grants_083470383</originalsourceid><addsrcrecordid>eNqNyz0KwkAQQOE0FqLeYS4gBFYwvRjsbCzsZFgm68D-MTNbxNObgAewes33tt3zXo0TfzgHSJSKzOBLnUFKM84ESpG8cckwFVmEKgaCiqrrwRkQUovGvggBin-zLb4J7bvNhFHp8Ouug_H6uNyOTSsaZdNXEFzTD-507t3g_iBfyPI8CQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Optimizing memory copy routine selection for message passing in a multicore architecture</title><source>USPTO Issued Patents</source><creator>Sapronov, Sergey I ; Bayduraev, Alexey V ; Supalov, Alexander V ; Truschin, Vladimir D ; Ermolaev, Igor ; Mishura, Dmitry</creator><creatorcontrib>Sapronov, Sergey I ; Bayduraev, Alexey V ; Supalov, Alexander V ; Truschin, Vladimir D ; Ermolaev, Igor ; Mishura, Dmitry ; Intel Corporation</creatorcontrib><description>In one embodiment, the present invention includes a method to obtain topology information regarding a system including at least one multicore processor, provide the topology information to a plurality of parallel processes, generate a topological map based on the topology information, access the topological map to determine a topological relationship between a sender process and a receiver process, and select a given memory copy routine to pass a message from the sender process to the receiver process based at least in part on the topological relationship. Other embodiments are described and claimed.</description><language>eng</language><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8347038$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,309,781,803,886,64041</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8347038$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sapronov, Sergey I</creatorcontrib><creatorcontrib>Bayduraev, Alexey V</creatorcontrib><creatorcontrib>Supalov, Alexander V</creatorcontrib><creatorcontrib>Truschin, Vladimir D</creatorcontrib><creatorcontrib>Ermolaev, Igor</creatorcontrib><creatorcontrib>Mishura, Dmitry</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Optimizing memory copy routine selection for message passing in a multicore architecture</title><description>In one embodiment, the present invention includes a method to obtain topology information regarding a system including at least one multicore processor, provide the topology information to a plurality of parallel processes, generate a topological map based on the topology information, access the topological map to determine a topological relationship between a sender process and a receiver process, and select a given memory copy routine to pass a message from the sender process to the receiver process based at least in part on the topological relationship. Other embodiments are described and claimed.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyz0KwkAQQOE0FqLeYS4gBFYwvRjsbCzsZFgm68D-MTNbxNObgAewes33tt3zXo0TfzgHSJSKzOBLnUFKM84ESpG8cckwFVmEKgaCiqrrwRkQUovGvggBin-zLb4J7bvNhFHp8Ouug_H6uNyOTSsaZdNXEFzTD-507t3g_iBfyPI8CQ</recordid><startdate>20130101</startdate><enddate>20130101</enddate><creator>Sapronov, Sergey I</creator><creator>Bayduraev, Alexey V</creator><creator>Supalov, Alexander V</creator><creator>Truschin, Vladimir D</creator><creator>Ermolaev, Igor</creator><creator>Mishura, Dmitry</creator><scope>EFH</scope></search><sort><creationdate>20130101</creationdate><title>Optimizing memory copy routine selection for message passing in a multicore architecture</title><author>Sapronov, Sergey I ; Bayduraev, Alexey V ; Supalov, Alexander V ; Truschin, Vladimir D ; Ermolaev, Igor ; Mishura, Dmitry</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_083470383</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Sapronov, Sergey I</creatorcontrib><creatorcontrib>Bayduraev, Alexey V</creatorcontrib><creatorcontrib>Supalov, Alexander V</creatorcontrib><creatorcontrib>Truschin, Vladimir D</creatorcontrib><creatorcontrib>Ermolaev, Igor</creatorcontrib><creatorcontrib>Mishura, Dmitry</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sapronov, Sergey I</au><au>Bayduraev, Alexey V</au><au>Supalov, Alexander V</au><au>Truschin, Vladimir D</au><au>Ermolaev, Igor</au><au>Mishura, Dmitry</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Optimizing memory copy routine selection for message passing in a multicore architecture</title><date>2013-01-01</date><risdate>2013</risdate><abstract>In one embodiment, the present invention includes a method to obtain topology information regarding a system including at least one multicore processor, provide the topology information to a plurality of parallel processes, generate a topological map based on the topology information, access the topological map to determine a topological relationship between a sender process and a receiver process, and select a given memory copy routine to pass a message from the sender process to the receiver process based at least in part on the topological relationship. Other embodiments are described and claimed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_08347038 |
| source | USPTO Issued Patents |
| title | Optimizing memory copy routine selection for message passing in a multicore architecture |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-18T07%3A11%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sapronov,%20Sergey%20I&rft.aucorp=Intel%20Corporation&rft.date=2013-01-01&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08347038%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |