Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same

A through-silicon via stack package contains package units. Each package unit includes a semiconductor chip; a through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface and contacting a portion of a top surface of the through-silicon via; and a second metal...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Chung, Qwan Ho
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chung, Qwan Ho
description A through-silicon via stack package contains package units. Each package unit includes a semiconductor chip; a through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface and contacting a portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip and contacting a second portion of a lower surface of the through-silicon via. When package units are stacked, the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are brought into contact with the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively. The stack package is lightweight and compact, and can form excellent electrical connections.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08343803</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08343803</sourcerecordid><originalsourceid>FETCH-uspatents_grants_083438033</originalsourceid><addsrcrecordid>eNqNjUEKwjAURLtxIeod_gUKhbjoXhQXLt3LJ_1NQpOfkvxYL-C9TcUDuJlhmOHNtnnfnLGy0KqAPICOYUYtIDbFYmybnXc6MjwdQhbUE9R6QkOwOLFAL03eEwuQJy3JafSVwVyDi5y_zEBi4wBjTBCQy1j5JTk29YQgY6B9sxnRZzr8fNfA5Xw_XduSZ5RKzw-TcLWuV0fVd0r9MfkA4GJMwA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same</title><source>USPTO Issued Patents</source><creator>Chung, Qwan Ho</creator><creatorcontrib>Chung, Qwan Ho ; Hynix Semiconductor Inc</creatorcontrib><description>A through-silicon via stack package contains package units. Each package unit includes a semiconductor chip; a through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface and contacting a portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip and contacting a second portion of a lower surface of the through-silicon via. When package units are stacked, the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are brought into contact with the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively. The stack package is lightweight and compact, and can form excellent electrical connections.</description><language>eng</language><creationdate>2013</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8343803$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8343803$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chung, Qwan Ho</creatorcontrib><creatorcontrib>Hynix Semiconductor Inc</creatorcontrib><title>Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same</title><description>A through-silicon via stack package contains package units. Each package unit includes a semiconductor chip; a through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface and contacting a portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip and contacting a second portion of a lower surface of the through-silicon via. When package units are stacked, the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are brought into contact with the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively. The stack package is lightweight and compact, and can form excellent electrical connections.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2013</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjUEKwjAURLtxIeod_gUKhbjoXhQXLt3LJ_1NQpOfkvxYL-C9TcUDuJlhmOHNtnnfnLGy0KqAPICOYUYtIDbFYmybnXc6MjwdQhbUE9R6QkOwOLFAL03eEwuQJy3JafSVwVyDi5y_zEBi4wBjTBCQy1j5JTk29YQgY6B9sxnRZzr8fNfA5Xw_XduSZ5RKzw-TcLWuV0fVd0r9MfkA4GJMwA</recordid><startdate>20130101</startdate><enddate>20130101</enddate><creator>Chung, Qwan Ho</creator><scope>EFH</scope></search><sort><creationdate>20130101</creationdate><title>Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same</title><author>Chung, Qwan Ho</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_083438033</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2013</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Chung, Qwan Ho</creatorcontrib><creatorcontrib>Hynix Semiconductor Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chung, Qwan Ho</au><aucorp>Hynix Semiconductor Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same</title><date>2013-01-01</date><risdate>2013</risdate><abstract>A through-silicon via stack package contains package units. Each package unit includes a semiconductor chip; a through-silicon via formed in the semiconductor chip; a first metal line formed on an upper surface and contacting a portion of a top surface of the through-silicon via; and a second metal line formed on a lower surface of the semiconductor chip and contacting a second portion of a lower surface of the through-silicon via. When package units are stacked, the second metal line formed on the lower surface of the top package unit and the first metal line formed on the upper surface of the bottom package unit are brought into contact with the upper surface of the through-silicon via of the bottom package unit and the lower surface of the through-silicon via of the top package unit, respectively. The stack package is lightweight and compact, and can form excellent electrical connections.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08343803
source USPTO Issued Patents
title Lightweight and compact through-silicon via stack package with excellent electrical connections and method for manufacturing the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T21%3A37%3A16IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chung,%20Qwan%20Ho&rft.aucorp=Hynix%20Semiconductor%20Inc&rft.date=2013-01-01&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08343803%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true