Protected cache architecture and secure programming paradigm to protect applications

Protected cache architecture and secure programming paradigm to protect applications

Embodiments of the present invention provide a secure programming paradigm, and a protected cache that enable a processor to handle secret/private information while preventing, at the hardware level, malicious applications from accessing this information by circumventing the other protection mechani...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Raikin, Shlomo, Gueron, Shay, Sheaffer, Gad
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Raikin, Shlomo
Gueron, Shay
Sheaffer, Gad
description Embodiments of the present invention provide a secure programming paradigm, and a protected cache that enable a processor to handle secret/private information while preventing, at the hardware level, malicious applications from accessing this information by circumventing the other protection mechanisms. A protected cache may be used as a building block to enhance the security of applications trying to create, manage and protect secure data. Other embodiments are described and claimed.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08341356</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08341356</sourcerecordid><originalsourceid>FETCH-uspatents_grants_083413563</originalsourceid><addsrcrecordid>eNqNjDsKAkEQRCcxEPUOfQFBGRVzUQwNNpemp50d2PnQ03t_t8EDGFXV41FrN7ykKpNyAEIaGVBoTEZmWUYJ0JmsNqlRMOdUIjQUDClm0GrcbMDWpkSoqZa-dasPTp13v9w4eNyH23M_94bKRft7-bI4XP3p6M8X_4fyBalTOnM</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Protected cache architecture and secure programming paradigm to protect applications</title><source>USPTO Issued Patents</source><creator>Raikin, Shlomo ; Gueron, Shay ; Sheaffer, Gad</creator><creatorcontrib>Raikin, Shlomo ; Gueron, Shay ; Sheaffer, Gad ; Intel Corporation</creatorcontrib><description>Embodiments of the present invention provide a secure programming paradigm, and a protected cache that enable a processor to handle secret/private information while preventing, at the hardware level, malicious applications from accessing this information by circumventing the other protection mechanisms. A protected cache may be used as a building block to enhance the security of applications trying to create, manage and protect secure data. Other embodiments are described and claimed.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8341356$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8341356$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Raikin, Shlomo</creatorcontrib><creatorcontrib>Gueron, Shay</creatorcontrib><creatorcontrib>Sheaffer, Gad</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Protected cache architecture and secure programming paradigm to protect applications</title><description>Embodiments of the present invention provide a secure programming paradigm, and a protected cache that enable a processor to handle secret/private information while preventing, at the hardware level, malicious applications from accessing this information by circumventing the other protection mechanisms. A protected cache may be used as a building block to enhance the security of applications trying to create, manage and protect secure data. Other embodiments are described and claimed.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjDsKAkEQRCcxEPUOfQFBGRVzUQwNNpemp50d2PnQ03t_t8EDGFXV41FrN7ykKpNyAEIaGVBoTEZmWUYJ0JmsNqlRMOdUIjQUDClm0GrcbMDWpkSoqZa-dasPTp13v9w4eNyH23M_94bKRft7-bI4XP3p6M8X_4fyBalTOnM</recordid><startdate>20121225</startdate><enddate>20121225</enddate><creator>Raikin, Shlomo</creator><creator>Gueron, Shay</creator><creator>Sheaffer, Gad</creator><scope>EFH</scope></search><sort><creationdate>20121225</creationdate><title>Protected cache architecture and secure programming paradigm to protect applications</title><author>Raikin, Shlomo ; Gueron, Shay ; Sheaffer, Gad</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_083413563</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Raikin, Shlomo</creatorcontrib><creatorcontrib>Gueron, Shay</creatorcontrib><creatorcontrib>Sheaffer, Gad</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Raikin, Shlomo</au><au>Gueron, Shay</au><au>Sheaffer, Gad</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Protected cache architecture and secure programming paradigm to protect applications</title><date>2012-12-25</date><risdate>2012</risdate><abstract>Embodiments of the present invention provide a secure programming paradigm, and a protected cache that enable a processor to handle secret/private information while preventing, at the hardware level, malicious applications from accessing this information by circumventing the other protection mechanisms. A protected cache may be used as a building block to enhance the security of applications trying to create, manage and protect secure data. Other embodiments are described and claimed.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08341356
source USPTO Issued Patents
title Protected cache architecture and secure programming paradigm to protect applications
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-05T11%3A08%3A00IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Raikin,%20Shlomo&rft.aucorp=Intel%20Corporation&rft.date=2012-12-25&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08341356%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true