Method and apparatus for designing an integrated circuit

Method and apparatus for designing an integrated circuit, IC, layout by identifying one or more defects in a feature within the IC layout. Determining if an identified defect is improvable. Calculating an improvability metric of the IC layout based on the number of improvable defects and the total n...

Ausführliche Beschreibung

Bibliographische Detailangaben

Hauptverfasser:	Riviere-Cazeaux, Lionel, Rajput, Ashish
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!