Consistency evaluation of program execution across at least one memory barrier

Consistency evaluation of program execution across at least one memory barrier

Multi-processor systems and methods are disclosed. One embodiment may comprise a multi-processor system including a processor that executes program instructions across at least one memory barrier. A request engine may provide an updated data fill corresponding to an invalid cache line. The invalid c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Steely, Jr, Simon C, Tierney, Gregory Edward
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Steely, Jr, Simon C
Tierney, Gregory Edward
description Multi-processor systems and methods are disclosed. One embodiment may comprise a multi-processor system including a processor that executes program instructions across at least one memory barrier. A request engine may provide an updated data fill corresponding to an invalid cache line. The invalid cache line may be associated with at least one executed load instruction. A load compare component may compare the invalid cache line to the updated data fill to evaluate the consistency of the at least one executed load instruction.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08301844</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08301844</sourcerecordid><originalsourceid>FETCH-uspatents_grants_083018443</originalsourceid><addsrcrecordid>eNqNjTEKwkAQRbexEPUO_wJCJCnSB8XKyl7GZSILuzthZlfM7Y3iAawefB7_rd1lkGzBCmc_g58UK5UgGTJiUnkoJfCLff2O5FXMQAWRyQokMxIn0Rl3Ug2sW7caKRrvftw4nI7X4byvNtESKXZbPj9o-rY59F3X_qG8ASpCOAE</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Consistency evaluation of program execution across at least one memory barrier</title><source>USPTO Issued Patents</source><creator>Steely, Jr, Simon C ; Tierney, Gregory Edward</creator><creatorcontrib>Steely, Jr, Simon C ; Tierney, Gregory Edward ; Hewlett-Packard Development Company, L.P</creatorcontrib><description>Multi-processor systems and methods are disclosed. One embodiment may comprise a multi-processor system including a processor that executes program instructions across at least one memory barrier. A request engine may provide an updated data fill corresponding to an invalid cache line. The invalid cache line may be associated with at least one executed load instruction. A load compare component may compare the invalid cache line to the updated data fill to evaluate the consistency of the at least one executed load instruction.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8301844$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8301844$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Steely, Jr, Simon C</creatorcontrib><creatorcontrib>Tierney, Gregory Edward</creatorcontrib><creatorcontrib>Hewlett-Packard Development Company, L.P</creatorcontrib><title>Consistency evaluation of program execution across at least one memory barrier</title><description>Multi-processor systems and methods are disclosed. One embodiment may comprise a multi-processor system including a processor that executes program instructions across at least one memory barrier. A request engine may provide an updated data fill corresponding to an invalid cache line. The invalid cache line may be associated with at least one executed load instruction. A load compare component may compare the invalid cache line to the updated data fill to evaluate the consistency of the at least one executed load instruction.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjTEKwkAQRbexEPUO_wJCJCnSB8XKyl7GZSILuzthZlfM7Y3iAawefB7_rd1lkGzBCmc_g58UK5UgGTJiUnkoJfCLff2O5FXMQAWRyQokMxIn0Rl3Ug2sW7caKRrvftw4nI7X4byvNtESKXZbPj9o-rY59F3X_qG8ASpCOAE</recordid><startdate>20121030</startdate><enddate>20121030</enddate><creator>Steely, Jr, Simon C</creator><creator>Tierney, Gregory Edward</creator><scope>EFH</scope></search><sort><creationdate>20121030</creationdate><title>Consistency evaluation of program execution across at least one memory barrier</title><author>Steely, Jr, Simon C ; Tierney, Gregory Edward</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_083018443</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Steely, Jr, Simon C</creatorcontrib><creatorcontrib>Tierney, Gregory Edward</creatorcontrib><creatorcontrib>Hewlett-Packard Development Company, L.P</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Steely, Jr, Simon C</au><au>Tierney, Gregory Edward</au><aucorp>Hewlett-Packard Development Company, L.P</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Consistency evaluation of program execution across at least one memory barrier</title><date>2012-10-30</date><risdate>2012</risdate><abstract>Multi-processor systems and methods are disclosed. One embodiment may comprise a multi-processor system including a processor that executes program instructions across at least one memory barrier. A request engine may provide an updated data fill corresponding to an invalid cache line. The invalid cache line may be associated with at least one executed load instruction. A load compare component may compare the invalid cache line to the updated data fill to evaluate the consistency of the at least one executed load instruction.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08301844
source USPTO Issued Patents
title Consistency evaluation of program execution across at least one memory barrier
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-01T13%3A01%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Steely,%20Jr,%20Simon%20C&rft.aucorp=Hewlett-Packard%20Development%20Company,%20L.P&rft.date=2012-10-30&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08301844%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true