Semiconductor-on-insulator (SOI) structures including gradient nitrided buried oxide (BOX)

A semiconductor-on-insulator structure includes a buried dielectric layer interposed between a base semiconductor substrate and a surface semiconductor layer. The buried dielectric layer comprises an oxide material that includes a nitrogen gradient that peaks at the interface of the buried dielectri...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Chou, Anthony I, Furukawa, Toshiharu, Haensch, Wilfried, Ren, Zhibin, Singh, Dinkar V, Sleight, Jeffrey W
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Chou, Anthony I
Furukawa, Toshiharu
Haensch, Wilfried
Ren, Zhibin
Singh, Dinkar V
Sleight, Jeffrey W
description A semiconductor-on-insulator structure includes a buried dielectric layer interposed between a base semiconductor substrate and a surface semiconductor layer. The buried dielectric layer comprises an oxide material that includes a nitrogen gradient that peaks at the interface of the buried dielectric layer with at least one of the base semiconductor substrate and surface semiconductor layer. The interface of the buried dielectric layer with the at least one of the base semiconductor substrate and surface semiconductor layer is abrupt, providing a transition in less than about 5 atomic layer thickness, and having less than about 10 angstroms RMS interfacial roughness. A second dielectric layer comprising an oxide dielectric material absent nitrogen may be located interposed between the buried dielectric layer and the surface semiconductor layer.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08288826</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08288826</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082888263</originalsourceid><addsrcrecordid>eNrjZIgKTs3NTM7PSylNLskv0s3P083MKy7NSQRyFDSC_T01FYpLioBypUWpxQqZeck5pSmZeekK6UWJKZmpeSUKeZklRZkpqSkKSaVFmUAqvwLIU9Bw8o_Q5GFgTUvMKU7lhdLcDApuriHOHrqlxQWJJUDNxfFAY0CUgYWRhYWFkZkxEUoAxTw7hg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor-on-insulator (SOI) structures including gradient nitrided buried oxide (BOX)</title><source>USPTO Issued Patents</source><creator>Chou, Anthony I ; Furukawa, Toshiharu ; Haensch, Wilfried ; Ren, Zhibin ; Singh, Dinkar V ; Sleight, Jeffrey W</creator><creatorcontrib>Chou, Anthony I ; Furukawa, Toshiharu ; Haensch, Wilfried ; Ren, Zhibin ; Singh, Dinkar V ; Sleight, Jeffrey W ; International Business Machines Corporation</creatorcontrib><description>A semiconductor-on-insulator structure includes a buried dielectric layer interposed between a base semiconductor substrate and a surface semiconductor layer. The buried dielectric layer comprises an oxide material that includes a nitrogen gradient that peaks at the interface of the buried dielectric layer with at least one of the base semiconductor substrate and surface semiconductor layer. The interface of the buried dielectric layer with the at least one of the base semiconductor substrate and surface semiconductor layer is abrupt, providing a transition in less than about 5 atomic layer thickness, and having less than about 10 angstroms RMS interfacial roughness. A second dielectric layer comprising an oxide dielectric material absent nitrogen may be located interposed between the buried dielectric layer and the surface semiconductor layer.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8288826$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8288826$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chou, Anthony I</creatorcontrib><creatorcontrib>Furukawa, Toshiharu</creatorcontrib><creatorcontrib>Haensch, Wilfried</creatorcontrib><creatorcontrib>Ren, Zhibin</creatorcontrib><creatorcontrib>Singh, Dinkar V</creatorcontrib><creatorcontrib>Sleight, Jeffrey W</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Semiconductor-on-insulator (SOI) structures including gradient nitrided buried oxide (BOX)</title><description>A semiconductor-on-insulator structure includes a buried dielectric layer interposed between a base semiconductor substrate and a surface semiconductor layer. The buried dielectric layer comprises an oxide material that includes a nitrogen gradient that peaks at the interface of the buried dielectric layer with at least one of the base semiconductor substrate and surface semiconductor layer. The interface of the buried dielectric layer with the at least one of the base semiconductor substrate and surface semiconductor layer is abrupt, providing a transition in less than about 5 atomic layer thickness, and having less than about 10 angstroms RMS interfacial roughness. A second dielectric layer comprising an oxide dielectric material absent nitrogen may be located interposed between the buried dielectric layer and the surface semiconductor layer.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZIgKTs3NTM7PSylNLskv0s3P083MKy7NSQRyFDSC_T01FYpLioBypUWpxQqZeck5pSmZeekK6UWJKZmpeSUKeZklRZkpqSkKSaVFmUAqvwLIU9Bw8o_Q5GFgTUvMKU7lhdLcDApuriHOHrqlxQWJJUDNxfFAY0CUgYWRhYWFkZkxEUoAxTw7hg</recordid><startdate>20121016</startdate><enddate>20121016</enddate><creator>Chou, Anthony I</creator><creator>Furukawa, Toshiharu</creator><creator>Haensch, Wilfried</creator><creator>Ren, Zhibin</creator><creator>Singh, Dinkar V</creator><creator>Sleight, Jeffrey W</creator><scope>EFH</scope></search><sort><creationdate>20121016</creationdate><title>Semiconductor-on-insulator (SOI) structures including gradient nitrided buried oxide (BOX)</title><author>Chou, Anthony I ; Furukawa, Toshiharu ; Haensch, Wilfried ; Ren, Zhibin ; Singh, Dinkar V ; Sleight, Jeffrey W</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082888263</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Chou, Anthony I</creatorcontrib><creatorcontrib>Furukawa, Toshiharu</creatorcontrib><creatorcontrib>Haensch, Wilfried</creatorcontrib><creatorcontrib>Ren, Zhibin</creatorcontrib><creatorcontrib>Singh, Dinkar V</creatorcontrib><creatorcontrib>Sleight, Jeffrey W</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chou, Anthony I</au><au>Furukawa, Toshiharu</au><au>Haensch, Wilfried</au><au>Ren, Zhibin</au><au>Singh, Dinkar V</au><au>Sleight, Jeffrey W</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor-on-insulator (SOI) structures including gradient nitrided buried oxide (BOX)</title><date>2012-10-16</date><risdate>2012</risdate><abstract>A semiconductor-on-insulator structure includes a buried dielectric layer interposed between a base semiconductor substrate and a surface semiconductor layer. The buried dielectric layer comprises an oxide material that includes a nitrogen gradient that peaks at the interface of the buried dielectric layer with at least one of the base semiconductor substrate and surface semiconductor layer. The interface of the buried dielectric layer with the at least one of the base semiconductor substrate and surface semiconductor layer is abrupt, providing a transition in less than about 5 atomic layer thickness, and having less than about 10 angstroms RMS interfacial roughness. A second dielectric layer comprising an oxide dielectric material absent nitrogen may be located interposed between the buried dielectric layer and the surface semiconductor layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08288826
source USPTO Issued Patents
title Semiconductor-on-insulator (SOI) structures including gradient nitrided buried oxide (BOX)
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-03T02%3A01%3A53IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chou,%20Anthony%20I&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2012-10-16&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08288826%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true