Overlay vernier key and method for fabricating the same
Methods are disclosed for fabricating an overlay vernier key. A method includes forming a pattern layer and an insulating layer over a semiconductor substrate. The insulating layer is etched to form insulating layer patterns to partially expose the pattern layer. Spacers are formed on sidewalls of t...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Cho, Byeong Ho Ko, Sung Woo |
| description | Methods are disclosed for fabricating an overlay vernier key. A method includes forming a pattern layer and an insulating layer over a semiconductor substrate. The insulating layer is etched to form insulating layer patterns to partially expose the pattern layer. Spacers are formed on sidewalls of the insulating layer patterns. The insulating layer patterns are removed while leaving the spacers to obtain a spacer-shaped etch mask. The pattern layer is etched using the spacer-shaped etch mask to form vernier patterns. At least one of the vernier patterns has a hollow shape. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08288242</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08288242</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082882423</originalsourceid><addsrcrecordid>eNrjZDD3L0stykmsVABSeZmpRQrZqZUKiXkpCrmpJRn5KQpp-UUKaYlJRZnJiSWZeekKJRmpCsWJuak8DKxpiTnFqbxQmptBwc01xNlDt7S4ILEkNa-kOD69KBFEGVgYWVgYmRgZE6EEAIpiLpI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Overlay vernier key and method for fabricating the same</title><source>USPTO Issued Patents</source><creator>Cho, Byeong Ho ; Ko, Sung Woo</creator><creatorcontrib>Cho, Byeong Ho ; Ko, Sung Woo ; Hynix Semiconductor Inc</creatorcontrib><description>Methods are disclosed for fabricating an overlay vernier key. A method includes forming a pattern layer and an insulating layer over a semiconductor substrate. The insulating layer is etched to form insulating layer patterns to partially expose the pattern layer. Spacers are formed on sidewalls of the insulating layer patterns. The insulating layer patterns are removed while leaving the spacers to obtain a spacer-shaped etch mask. The pattern layer is etched using the spacer-shaped etch mask to form vernier patterns. At least one of the vernier patterns has a hollow shape.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8288242$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8288242$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Cho, Byeong Ho</creatorcontrib><creatorcontrib>Ko, Sung Woo</creatorcontrib><creatorcontrib>Hynix Semiconductor Inc</creatorcontrib><title>Overlay vernier key and method for fabricating the same</title><description>Methods are disclosed for fabricating an overlay vernier key. A method includes forming a pattern layer and an insulating layer over a semiconductor substrate. The insulating layer is etched to form insulating layer patterns to partially expose the pattern layer. Spacers are formed on sidewalls of the insulating layer patterns. The insulating layer patterns are removed while leaving the spacers to obtain a spacer-shaped etch mask. The pattern layer is etched using the spacer-shaped etch mask to form vernier patterns. At least one of the vernier patterns has a hollow shape.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDD3L0stykmsVABSeZmpRQrZqZUKiXkpCrmpJRn5KQpp-UUKaYlJRZnJiSWZeekKJRmpCsWJuak8DKxpiTnFqbxQmptBwc01xNlDt7S4ILEkNa-kOD69KBFEGVgYWVgYmRgZE6EEAIpiLpI</recordid><startdate>20121016</startdate><enddate>20121016</enddate><creator>Cho, Byeong Ho</creator><creator>Ko, Sung Woo</creator><scope>EFH</scope></search><sort><creationdate>20121016</creationdate><title>Overlay vernier key and method for fabricating the same</title><author>Cho, Byeong Ho ; Ko, Sung Woo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082882423</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Cho, Byeong Ho</creatorcontrib><creatorcontrib>Ko, Sung Woo</creatorcontrib><creatorcontrib>Hynix Semiconductor Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cho, Byeong Ho</au><au>Ko, Sung Woo</au><aucorp>Hynix Semiconductor Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Overlay vernier key and method for fabricating the same</title><date>2012-10-16</date><risdate>2012</risdate><abstract>Methods are disclosed for fabricating an overlay vernier key. A method includes forming a pattern layer and an insulating layer over a semiconductor substrate. The insulating layer is etched to form insulating layer patterns to partially expose the pattern layer. Spacers are formed on sidewalls of the insulating layer patterns. The insulating layer patterns are removed while leaving the spacers to obtain a spacer-shaped etch mask. The pattern layer is etched using the spacer-shaped etch mask to form vernier patterns. At least one of the vernier patterns has a hollow shape.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_08288242 |
| source | USPTO Issued Patents |
| title | Overlay vernier key and method for fabricating the same |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T17%3A52%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Cho,%20Byeong%20Ho&rft.aucorp=Hynix%20Semiconductor%20Inc&rft.date=2012-10-16&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08288242%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |