Optimization of PWM DC operating point of voltage regulators with wide operating range

A pulse width modulation (PWM) DC operating point of a voltage regulator is configured to be relatively independent of an input voltage and an output voltage of the regulator. A drive transistor of the regulator is periodically switched ON to couple the input voltage to an output capacitor to genera...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
1. Verfasser: Guo, Jason Yigang
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Guo, Jason Yigang
description A pulse width modulation (PWM) DC operating point of a voltage regulator is configured to be relatively independent of an input voltage and an output voltage of the regulator. A drive transistor of the regulator is periodically switched ON to couple the input voltage to an output capacitor to generate the output voltage. A ramp signal is generated by dividing a signal generated from the input voltage with another signal generated from the output voltage and using the resulting signal to charge a capacitor. The ramp signal is compared to an error voltage indicative of a level of the output voltage to determine when to switch OFF the drive transistor.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08278903</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08278903</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082789033</originalsourceid><addsrcrecordid>eNrjZAjzLyjJzM2sSizJzM9TyE9TCAj3VXBxVsgvSC0CiuWlKxTkZ-aVgGTK8nNKEtNTFYpS00tzEkvyi4oVyjNLMoBESiqS-qLEvPRUHgbWtMSc4lReKM3NoODmGuLsoVtaXJBYkppXUhyfDlQIpAwsjMwtLA2MjYlQAgCr7jpJ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Optimization of PWM DC operating point of voltage regulators with wide operating range</title><source>USPTO Issued Patents</source><creator>Guo, Jason Yigang</creator><creatorcontrib>Guo, Jason Yigang ; Fairchild Semiconductor Corporation</creatorcontrib><description>A pulse width modulation (PWM) DC operating point of a voltage regulator is configured to be relatively independent of an input voltage and an output voltage of the regulator. A drive transistor of the regulator is periodically switched ON to couple the input voltage to an output capacitor to generate the output voltage. A ramp signal is generated by dividing a signal generated from the input voltage with another signal generated from the output voltage and using the resulting signal to charge a capacitor. The ramp signal is compared to an error voltage indicative of a level of the output voltage to determine when to switch OFF the drive transistor.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8278903$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8278903$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Guo, Jason Yigang</creatorcontrib><creatorcontrib>Fairchild Semiconductor Corporation</creatorcontrib><title>Optimization of PWM DC operating point of voltage regulators with wide operating range</title><description>A pulse width modulation (PWM) DC operating point of a voltage regulator is configured to be relatively independent of an input voltage and an output voltage of the regulator. A drive transistor of the regulator is periodically switched ON to couple the input voltage to an output capacitor to generate the output voltage. A ramp signal is generated by dividing a signal generated from the input voltage with another signal generated from the output voltage and using the resulting signal to charge a capacitor. The ramp signal is compared to an error voltage indicative of a level of the output voltage to determine when to switch OFF the drive transistor.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZAjzLyjJzM2sSizJzM9TyE9TCAj3VXBxVsgvSC0CiuWlKxTkZ-aVgGTK8nNKEtNTFYpS00tzEkvyi4oVyjNLMoBESiqS-qLEvPRUHgbWtMSc4lReKM3NoODmGuLsoVtaXJBYkppXUhyfDlQIpAwsjMwtLA2MjYlQAgCr7jpJ</recordid><startdate>20121002</startdate><enddate>20121002</enddate><creator>Guo, Jason Yigang</creator><scope>EFH</scope></search><sort><creationdate>20121002</creationdate><title>Optimization of PWM DC operating point of voltage regulators with wide operating range</title><author>Guo, Jason Yigang</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082789033</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Guo, Jason Yigang</creatorcontrib><creatorcontrib>Fairchild Semiconductor Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Guo, Jason Yigang</au><aucorp>Fairchild Semiconductor Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Optimization of PWM DC operating point of voltage regulators with wide operating range</title><date>2012-10-02</date><risdate>2012</risdate><abstract>A pulse width modulation (PWM) DC operating point of a voltage regulator is configured to be relatively independent of an input voltage and an output voltage of the regulator. A drive transistor of the regulator is periodically switched ON to couple the input voltage to an output capacitor to generate the output voltage. A ramp signal is generated by dividing a signal generated from the input voltage with another signal generated from the output voltage and using the resulting signal to charge a capacitor. The ramp signal is compared to an error voltage indicative of a level of the output voltage to determine when to switch OFF the drive transistor.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08278903
source USPTO Issued Patents
title Optimization of PWM DC operating point of voltage regulators with wide operating range
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-06T05%3A50%3A07IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Guo,%20Jason%20Yigang&rft.aucorp=Fairchild%20Semiconductor%20Corporation&rft.date=2012-10-02&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08278903%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true