Method of manufacturing complementary metal oxide semiconductor device
A method of manufacturing a CMOS device includes providing a substrate having a first region and a second region; forming a first gate structure and a second gate structure, each of the gate structures comprising a sacrificial layer and a hard mask layer; forming a patterned first protecting layer c...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Chen, Chun-Chia Chou, Ying-Hung Tsai, Zen-Jay Hsu, Shih-Chieh Sheng, Yi-Chung Pai, Chi-Horn |
description | A method of manufacturing a CMOS device includes providing a substrate having a first region and a second region; forming a first gate structure and a second gate structure, each of the gate structures comprising a sacrificial layer and a hard mask layer; forming a patterned first protecting layer covering the first region and a first spacer on sidewalls of the second gate structure; performing an etching process to form first recesses in the substrate; performing a SEG process to form epitaxial silicon layers in each first recess; forming a patterned second protecting layer covering the second region; and performing a dry etching process with the patterned second protecting layer serving as an etching mask to etch back the patterned first protecting layer to form a second spacer on sidewalls of the first gate structure and to thin down the hard mask layer on the first gate structure. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08278166</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08278166</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082781663</originalsourceid><addsrcrecordid>eNrjZHDzTS3JyE9RyE9TyE3MK01LTC4pLcrMS1dIzs8tyEnNTc0rSSyqVMhNLUnMUcivyExJVShOzc1Mzs9LKU0uyS9SSEkty0xO5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJUBDiuPTixJBlIGFkbmFoZmZMRFKAE2iNUw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method of manufacturing complementary metal oxide semiconductor device</title><source>USPTO Issued Patents</source><creator>Chen, Chun-Chia ; Chou, Ying-Hung ; Tsai, Zen-Jay ; Hsu, Shih-Chieh ; Sheng, Yi-Chung ; Pai, Chi-Horn</creator><creatorcontrib>Chen, Chun-Chia ; Chou, Ying-Hung ; Tsai, Zen-Jay ; Hsu, Shih-Chieh ; Sheng, Yi-Chung ; Pai, Chi-Horn ; United Microelectronics Corp</creatorcontrib><description>A method of manufacturing a CMOS device includes providing a substrate having a first region and a second region; forming a first gate structure and a second gate structure, each of the gate structures comprising a sacrificial layer and a hard mask layer; forming a patterned first protecting layer covering the first region and a first spacer on sidewalls of the second gate structure; performing an etching process to form first recesses in the substrate; performing a SEG process to form epitaxial silicon layers in each first recess; forming a patterned second protecting layer covering the second region; and performing a dry etching process with the patterned second protecting layer serving as an etching mask to etch back the patterned first protecting layer to form a second spacer on sidewalls of the first gate structure and to thin down the hard mask layer on the first gate structure.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8278166$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8278166$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Chen, Chun-Chia</creatorcontrib><creatorcontrib>Chou, Ying-Hung</creatorcontrib><creatorcontrib>Tsai, Zen-Jay</creatorcontrib><creatorcontrib>Hsu, Shih-Chieh</creatorcontrib><creatorcontrib>Sheng, Yi-Chung</creatorcontrib><creatorcontrib>Pai, Chi-Horn</creatorcontrib><creatorcontrib>United Microelectronics Corp</creatorcontrib><title>Method of manufacturing complementary metal oxide semiconductor device</title><description>A method of manufacturing a CMOS device includes providing a substrate having a first region and a second region; forming a first gate structure and a second gate structure, each of the gate structures comprising a sacrificial layer and a hard mask layer; forming a patterned first protecting layer covering the first region and a first spacer on sidewalls of the second gate structure; performing an etching process to form first recesses in the substrate; performing a SEG process to form epitaxial silicon layers in each first recess; forming a patterned second protecting layer covering the second region; and performing a dry etching process with the patterned second protecting layer serving as an etching mask to etch back the patterned first protecting layer to form a second spacer on sidewalls of the first gate structure and to thin down the hard mask layer on the first gate structure.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHDzTS3JyE9RyE9TyE3MK01LTC4pLcrMS1dIzs8tyEnNTc0rSSyqVMhNLUnMUcivyExJVShOzc1Mzs9LKU0uyS9SSEkty0xO5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJUBDiuPTixJBlIGFkbmFoZmZMRFKAE2iNUw</recordid><startdate>20121002</startdate><enddate>20121002</enddate><creator>Chen, Chun-Chia</creator><creator>Chou, Ying-Hung</creator><creator>Tsai, Zen-Jay</creator><creator>Hsu, Shih-Chieh</creator><creator>Sheng, Yi-Chung</creator><creator>Pai, Chi-Horn</creator><scope>EFH</scope></search><sort><creationdate>20121002</creationdate><title>Method of manufacturing complementary metal oxide semiconductor device</title><author>Chen, Chun-Chia ; Chou, Ying-Hung ; Tsai, Zen-Jay ; Hsu, Shih-Chieh ; Sheng, Yi-Chung ; Pai, Chi-Horn</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082781663</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Chen, Chun-Chia</creatorcontrib><creatorcontrib>Chou, Ying-Hung</creatorcontrib><creatorcontrib>Tsai, Zen-Jay</creatorcontrib><creatorcontrib>Hsu, Shih-Chieh</creatorcontrib><creatorcontrib>Sheng, Yi-Chung</creatorcontrib><creatorcontrib>Pai, Chi-Horn</creatorcontrib><creatorcontrib>United Microelectronics Corp</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Chen, Chun-Chia</au><au>Chou, Ying-Hung</au><au>Tsai, Zen-Jay</au><au>Hsu, Shih-Chieh</au><au>Sheng, Yi-Chung</au><au>Pai, Chi-Horn</au><aucorp>United Microelectronics Corp</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method of manufacturing complementary metal oxide semiconductor device</title><date>2012-10-02</date><risdate>2012</risdate><abstract>A method of manufacturing a CMOS device includes providing a substrate having a first region and a second region; forming a first gate structure and a second gate structure, each of the gate structures comprising a sacrificial layer and a hard mask layer; forming a patterned first protecting layer covering the first region and a first spacer on sidewalls of the second gate structure; performing an etching process to form first recesses in the substrate; performing a SEG process to form epitaxial silicon layers in each first recess; forming a patterned second protecting layer covering the second region; and performing a dry etching process with the patterned second protecting layer serving as an etching mask to etch back the patterned first protecting layer to form a second spacer on sidewalls of the first gate structure and to thin down the hard mask layer on the first gate structure.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_08278166 |
source | USPTO Issued Patents |
title | Method of manufacturing complementary metal oxide semiconductor device |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T15%3A10%3A43IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Chen,%20Chun-Chia&rft.aucorp=United%20Microelectronics%20Corp&rft.date=2012-10-02&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08278166%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |