Method for reducing buffer capacity in a pipeline processor

Method for reducing buffer capacity in a pipeline processor

A method to reduce buffer capacity in a processor includes giving the data packets admittance to the processor through at least one interface, storing the data packets in at least one input buffer, and using a packet rate shaper outside of a processing pipeline to control flow of the data packets to...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Bodén, Thomas, Carlström, Jakob
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Bodén, Thomas
Carlström, Jakob
description A method to reduce buffer capacity in a processor includes giving the data packets admittance to the processor through at least one interface, storing the data packets in at least one input buffer, and using a packet rate shaper outside of a processing pipeline to control flow of the data packets to the pipeline before the data packets enter the pipeline. First and second data packets are given admittance to the pipeline in dependence on cost information per packet that is dependent upon an expected time period of residence of the first data packet in the pipeline. Cost information dependent upon an expected time period of residence of the second data packet in the pipeline differs from said cost information dependent upon the expected time period of residence of the first data packet in the pipeline.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08250231</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08250231</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082502313</originalsourceid><addsrcrecordid>eNrjZLD2TS3JyE9RSMsvUihKTSlNzsxLV0gqTUtLLVJITixITM4sqVTIzFNIVCjILEjNycxLVSgoyk9OLS7OL-JhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLI1MDI2NCYCCUAafwwKQ</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method for reducing buffer capacity in a pipeline processor</title><source>USPTO Issued Patents</source><creator>Bodén, Thomas ; Carlström, Jakob</creator><creatorcontrib>Bodén, Thomas ; Carlström, Jakob ; Marvell International Ltd</creatorcontrib><description>A method to reduce buffer capacity in a processor includes giving the data packets admittance to the processor through at least one interface, storing the data packets in at least one input buffer, and using a packet rate shaper outside of a processing pipeline to control flow of the data packets to the pipeline before the data packets enter the pipeline. First and second data packets are given admittance to the pipeline in dependence on cost information per packet that is dependent upon an expected time period of residence of the first data packet in the pipeline. Cost information dependent upon an expected time period of residence of the second data packet in the pipeline differs from said cost information dependent upon the expected time period of residence of the first data packet in the pipeline.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8250231$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8250231$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Bodén, Thomas</creatorcontrib><creatorcontrib>Carlström, Jakob</creatorcontrib><creatorcontrib>Marvell International Ltd</creatorcontrib><title>Method for reducing buffer capacity in a pipeline processor</title><description>A method to reduce buffer capacity in a processor includes giving the data packets admittance to the processor through at least one interface, storing the data packets in at least one input buffer, and using a packet rate shaper outside of a processing pipeline to control flow of the data packets to the pipeline before the data packets enter the pipeline. First and second data packets are given admittance to the pipeline in dependence on cost information per packet that is dependent upon an expected time period of residence of the first data packet in the pipeline. Cost information dependent upon an expected time period of residence of the second data packet in the pipeline differs from said cost information dependent upon the expected time period of residence of the first data packet in the pipeline.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLD2TS3JyE9RSMsvUihKTSlNzsxLV0gqTUtLLVJITixITM4sqVTIzFNIVCjILEjNycxLVSgoyk9OLS7OL-JhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLI1MDI2NCYCCUAafwwKQ</recordid><startdate>20120821</startdate><enddate>20120821</enddate><creator>Bodén, Thomas</creator><creator>Carlström, Jakob</creator><scope>EFH</scope></search><sort><creationdate>20120821</creationdate><title>Method for reducing buffer capacity in a pipeline processor</title><author>Bodén, Thomas ; Carlström, Jakob</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082502313</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Bodén, Thomas</creatorcontrib><creatorcontrib>Carlström, Jakob</creatorcontrib><creatorcontrib>Marvell International Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Bodén, Thomas</au><au>Carlström, Jakob</au><aucorp>Marvell International Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method for reducing buffer capacity in a pipeline processor</title><date>2012-08-21</date><risdate>2012</risdate><abstract>A method to reduce buffer capacity in a processor includes giving the data packets admittance to the processor through at least one interface, storing the data packets in at least one input buffer, and using a packet rate shaper outside of a processing pipeline to control flow of the data packets to the pipeline before the data packets enter the pipeline. First and second data packets are given admittance to the pipeline in dependence on cost information per packet that is dependent upon an expected time period of residence of the first data packet in the pipeline. Cost information dependent upon an expected time period of residence of the second data packet in the pipeline differs from said cost information dependent upon the expected time period of residence of the first data packet in the pipeline.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08250231
source USPTO Issued Patents
title Method for reducing buffer capacity in a pipeline processor
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-30T06%3A00%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Bod%C3%A9n,%20Thomas&rft.aucorp=Marvell%20International%20Ltd&rft.date=2012-08-21&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08250231%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true