Integrated structures of high performance active devices and passive devices

Integrated structures of high performance active devices and passive devices

Integrated structures having high performance CMOS active devices mounted on passive devices are provided. The structure includes an integrated passive device chip having a plurality of through wafer vias, mounted to a ground plane. The structure further includes at least one CMOS device mounted on...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Rassel, Robert M, Stamper, Anthony K, Vanslette, Daniel S
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Rassel, Robert M
Stamper, Anthony K
Vanslette, Daniel S
description Integrated structures having high performance CMOS active devices mounted on passive devices are provided. The structure includes an integrated passive device chip having a plurality of through wafer vias, mounted to a ground plane. The structure further includes at least one CMOS device mounted on the integrated passive device chip using flip chip technology and being grounded to the ground plane through the through wafer vias of the integrated passive device chip.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08232139</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08232139</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082321393</originalsourceid><addsrcrecordid>eNrjZPDxzCtJTS9KLElNUSguKSpNLiktSi1WyE9TyMhMz1AoSC1Kyy_KTcxLTlVITC7JLEtVSEkty0wGKknMS1EoSCwuRhLjYWBNS8wpTuWF0twMCm6uIc4euqXFBUAb8kqK44FWgSgDCyNjI0NjS2MilAAAmEk3Gw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Integrated structures of high performance active devices and passive devices</title><source>USPTO Issued Patents</source><creator>Rassel, Robert M ; Stamper, Anthony K ; Vanslette, Daniel S</creator><creatorcontrib>Rassel, Robert M ; Stamper, Anthony K ; Vanslette, Daniel S ; International Business Machines Corporation</creatorcontrib><description>Integrated structures having high performance CMOS active devices mounted on passive devices are provided. The structure includes an integrated passive device chip having a plurality of through wafer vias, mounted to a ground plane. The structure further includes at least one CMOS device mounted on the integrated passive device chip using flip chip technology and being grounded to the ground plane through the through wafer vias of the integrated passive device chip.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8232139$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8232139$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Rassel, Robert M</creatorcontrib><creatorcontrib>Stamper, Anthony K</creatorcontrib><creatorcontrib>Vanslette, Daniel S</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Integrated structures of high performance active devices and passive devices</title><description>Integrated structures having high performance CMOS active devices mounted on passive devices are provided. The structure includes an integrated passive device chip having a plurality of through wafer vias, mounted to a ground plane. The structure further includes at least one CMOS device mounted on the integrated passive device chip using flip chip technology and being grounded to the ground plane through the through wafer vias of the integrated passive device chip.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZPDxzCtJTS9KLElNUSguKSpNLiktSi1WyE9TyMhMz1AoSC1Kyy_KTcxLTlVITC7JLEtVSEkty0wGKknMS1EoSCwuRhLjYWBNS8wpTuWF0twMCm6uIc4euqXFBUAb8kqK44FWgSgDCyNjI0NjS2MilAAAmEk3Gw</recordid><startdate>20120731</startdate><enddate>20120731</enddate><creator>Rassel, Robert M</creator><creator>Stamper, Anthony K</creator><creator>Vanslette, Daniel S</creator><scope>EFH</scope></search><sort><creationdate>20120731</creationdate><title>Integrated structures of high performance active devices and passive devices</title><author>Rassel, Robert M ; Stamper, Anthony K ; Vanslette, Daniel S</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082321393</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Rassel, Robert M</creatorcontrib><creatorcontrib>Stamper, Anthony K</creatorcontrib><creatorcontrib>Vanslette, Daniel S</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Rassel, Robert M</au><au>Stamper, Anthony K</au><au>Vanslette, Daniel S</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Integrated structures of high performance active devices and passive devices</title><date>2012-07-31</date><risdate>2012</risdate><abstract>Integrated structures having high performance CMOS active devices mounted on passive devices are provided. The structure includes an integrated passive device chip having a plurality of through wafer vias, mounted to a ground plane. The structure further includes at least one CMOS device mounted on the integrated passive device chip using flip chip technology and being grounded to the ground plane through the through wafer vias of the integrated passive device chip.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08232139
source USPTO Issued Patents
title Integrated structures of high performance active devices and passive devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T06%3A45%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Rassel,%20Robert%20M&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2012-07-31&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08232139%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true