Creating evaluation hardware using a high level modeling system
Within a system comprising a processor and a memory, a method of creating evaluation hardware within an integrated circuit can include automatically inserting, by the processor, a disable circuit block into a circuit design. The method can also include automatically selecting a location within the c...
Gespeichert in:
Hauptverfasser: | , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Sundararajan, Arvind Shirazi, Nabeel |
description | Within a system comprising a processor and a memory, a method of creating evaluation hardware within an integrated circuit can include automatically inserting, by the processor, a disable circuit block into a circuit design. The method can also include automatically selecting a location within the circuit design to insert the disable circuit block, and/or inserting an unlock circuit block into the circuit design, wherein responsive to receiving an unlock code, the unlock circuit block overrides the disable circuit block. The method also can include storing, within the memory, the circuit design comprising the disable circuit block. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08219958</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08219958</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082199583</originalsourceid><addsrcrecordid>eNrjZLB3LkpNLMnMS1dILUvMKQUy8_MUMhKLUsoTi1IVSotBMokKGZnpGQo5qWWpOQq5-SmpOSDR4sriktRcHgbWtMSc4lReKM3NoODmGuLsoVtaXJBYkppXUhyfXpQIogwsjAwtLU0tjIlQAgBvmjIO</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Creating evaluation hardware using a high level modeling system</title><source>USPTO Issued Patents</source><creator>Sundararajan, Arvind ; Shirazi, Nabeel</creator><creatorcontrib>Sundararajan, Arvind ; Shirazi, Nabeel ; Xilinx, Inc</creatorcontrib><description>Within a system comprising a processor and a memory, a method of creating evaluation hardware within an integrated circuit can include automatically inserting, by the processor, a disable circuit block into a circuit design. The method can also include automatically selecting a location within the circuit design to insert the disable circuit block, and/or inserting an unlock circuit block into the circuit design, wherein responsive to receiving an unlock code, the unlock circuit block overrides the disable circuit block. The method also can include storing, within the memory, the circuit design comprising the disable circuit block.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8219958$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8219958$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sundararajan, Arvind</creatorcontrib><creatorcontrib>Shirazi, Nabeel</creatorcontrib><creatorcontrib>Xilinx, Inc</creatorcontrib><title>Creating evaluation hardware using a high level modeling system</title><description>Within a system comprising a processor and a memory, a method of creating evaluation hardware within an integrated circuit can include automatically inserting, by the processor, a disable circuit block into a circuit design. The method can also include automatically selecting a location within the circuit design to insert the disable circuit block, and/or inserting an unlock circuit block into the circuit design, wherein responsive to receiving an unlock code, the unlock circuit block overrides the disable circuit block. The method also can include storing, within the memory, the circuit design comprising the disable circuit block.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLB3LkpNLMnMS1dILUvMKQUy8_MUMhKLUsoTi1IVSotBMokKGZnpGQo5qWWpOQq5-SmpOSDR4sriktRcHgbWtMSc4lReKM3NoODmGuLsoVtaXJBYkppXUhyfXpQIogwsjAwtLU0tjIlQAgBvmjIO</recordid><startdate>20120710</startdate><enddate>20120710</enddate><creator>Sundararajan, Arvind</creator><creator>Shirazi, Nabeel</creator><scope>EFH</scope></search><sort><creationdate>20120710</creationdate><title>Creating evaluation hardware using a high level modeling system</title><author>Sundararajan, Arvind ; Shirazi, Nabeel</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082199583</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Sundararajan, Arvind</creatorcontrib><creatorcontrib>Shirazi, Nabeel</creatorcontrib><creatorcontrib>Xilinx, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sundararajan, Arvind</au><au>Shirazi, Nabeel</au><aucorp>Xilinx, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Creating evaluation hardware using a high level modeling system</title><date>2012-07-10</date><risdate>2012</risdate><abstract>Within a system comprising a processor and a memory, a method of creating evaluation hardware within an integrated circuit can include automatically inserting, by the processor, a disable circuit block into a circuit design. The method can also include automatically selecting a location within the circuit design to insert the disable circuit block, and/or inserting an unlock circuit block into the circuit design, wherein responsive to receiving an unlock code, the unlock circuit block overrides the disable circuit block. The method also can include storing, within the memory, the circuit design comprising the disable circuit block.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_08219958 |
source | USPTO Issued Patents |
title | Creating evaluation hardware using a high level modeling system |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-03T18%3A17%3A44IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sundararajan,%20Arvind&rft.aucorp=Xilinx,%20Inc&rft.date=2012-07-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08219958%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |