Method and apparatus for a data bridge in a computer system
A configurable register method and structure included configuration logic to form a register value. A data bridge system, for connecting an interface of a computer system to a plurality of application-specific integrated circuits (ASIC), has a data bridge operatively coupled between the computer int...
Gespeichert in:
Hauptverfasser: | , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Asaro, Antonio Lee, Brian Sahdra, Kuldip Caruk, Gordon |
description | A configurable register method and structure included configuration logic to form a register value. A data bridge system, for connecting an interface of a computer system to a plurality of application-specific integrated circuits (ASIC), has a data bridge operatively coupled between the computer interface and the plurality of ASICs that employs the configurable registers. The data bridge has a read only memory for storing at least the initial values and mask values for each ASIC of the plurality of ASICs. The data bridge upon initialization forms base address registers and other configuration data that are queried by the computer system. When the ASICs are graphic processors, the initial values and the mask values stored in the read only memory define the base address registers in the data bridge as a function of the configuration requirements of the graphic processors. The base address registers are thus programmable as a function of the initial values and mask values in the read only memory. The read only memory is coupled to the data bridge. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08219736</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08219736</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082197363</originalsourceid><addsrcrecordid>eNrjZLD2TS3JyE9RSMwD4oKCxKLEktJihbT8IoVEhZTEkkSFpKLMlPRUhcw8oEByfm5BaUlqkUJxZXFJai4PA2taYk5xKi-U5mZQcHMNcfbQLS0uSCxJzSspjk8vSgRRBhZGhpbmxmbGRCgBACxAL7g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and apparatus for a data bridge in a computer system</title><source>USPTO Issued Patents</source><creator>Asaro, Antonio ; Lee, Brian ; Sahdra, Kuldip ; Caruk, Gordon</creator><creatorcontrib>Asaro, Antonio ; Lee, Brian ; Sahdra, Kuldip ; Caruk, Gordon ; ATI Technologies ULC</creatorcontrib><description>A configurable register method and structure included configuration logic to form a register value. A data bridge system, for connecting an interface of a computer system to a plurality of application-specific integrated circuits (ASIC), has a data bridge operatively coupled between the computer interface and the plurality of ASICs that employs the configurable registers. The data bridge has a read only memory for storing at least the initial values and mask values for each ASIC of the plurality of ASICs. The data bridge upon initialization forms base address registers and other configuration data that are queried by the computer system. When the ASICs are graphic processors, the initial values and the mask values stored in the read only memory define the base address registers in the data bridge as a function of the configuration requirements of the graphic processors. The base address registers are thus programmable as a function of the initial values and mask values in the read only memory. The read only memory is coupled to the data bridge.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8219736$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64015</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8219736$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Asaro, Antonio</creatorcontrib><creatorcontrib>Lee, Brian</creatorcontrib><creatorcontrib>Sahdra, Kuldip</creatorcontrib><creatorcontrib>Caruk, Gordon</creatorcontrib><creatorcontrib>ATI Technologies ULC</creatorcontrib><title>Method and apparatus for a data bridge in a computer system</title><description>A configurable register method and structure included configuration logic to form a register value. A data bridge system, for connecting an interface of a computer system to a plurality of application-specific integrated circuits (ASIC), has a data bridge operatively coupled between the computer interface and the plurality of ASICs that employs the configurable registers. The data bridge has a read only memory for storing at least the initial values and mask values for each ASIC of the plurality of ASICs. The data bridge upon initialization forms base address registers and other configuration data that are queried by the computer system. When the ASICs are graphic processors, the initial values and the mask values stored in the read only memory define the base address registers in the data bridge as a function of the configuration requirements of the graphic processors. The base address registers are thus programmable as a function of the initial values and mask values in the read only memory. The read only memory is coupled to the data bridge.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLD2TS3JyE9RSMwD4oKCxKLEktJihbT8IoVEhZTEkkSFpKLMlPRUhcw8oEByfm5BaUlqkUJxZXFJai4PA2taYk5xKi-U5mZQcHMNcfbQLS0uSCxJzSspjk8vSgRRBhZGhpbmxmbGRCgBACxAL7g</recordid><startdate>20120710</startdate><enddate>20120710</enddate><creator>Asaro, Antonio</creator><creator>Lee, Brian</creator><creator>Sahdra, Kuldip</creator><creator>Caruk, Gordon</creator><scope>EFH</scope></search><sort><creationdate>20120710</creationdate><title>Method and apparatus for a data bridge in a computer system</title><author>Asaro, Antonio ; Lee, Brian ; Sahdra, Kuldip ; Caruk, Gordon</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082197363</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Asaro, Antonio</creatorcontrib><creatorcontrib>Lee, Brian</creatorcontrib><creatorcontrib>Sahdra, Kuldip</creatorcontrib><creatorcontrib>Caruk, Gordon</creatorcontrib><creatorcontrib>ATI Technologies ULC</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Asaro, Antonio</au><au>Lee, Brian</au><au>Sahdra, Kuldip</au><au>Caruk, Gordon</au><aucorp>ATI Technologies ULC</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and apparatus for a data bridge in a computer system</title><date>2012-07-10</date><risdate>2012</risdate><abstract>A configurable register method and structure included configuration logic to form a register value. A data bridge system, for connecting an interface of a computer system to a plurality of application-specific integrated circuits (ASIC), has a data bridge operatively coupled between the computer interface and the plurality of ASICs that employs the configurable registers. The data bridge has a read only memory for storing at least the initial values and mask values for each ASIC of the plurality of ASICs. The data bridge upon initialization forms base address registers and other configuration data that are queried by the computer system. When the ASICs are graphic processors, the initial values and the mask values stored in the read only memory define the base address registers in the data bridge as a function of the configuration requirements of the graphic processors. The base address registers are thus programmable as a function of the initial values and mask values in the read only memory. The read only memory is coupled to the data bridge.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_08219736 |
source | USPTO Issued Patents |
title | Method and apparatus for a data bridge in a computer system |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-26T17%3A31%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Asaro,%20Antonio&rft.aucorp=ATI%20Technologies%20ULC&rft.date=2012-07-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08219736%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |