Processor core with per-thread resource usage accounting logic

Processor time accounting is enhanced by per-thread internal resource usage counter circuits that account for usage of processor core resources to the threads that use them. Relative resource use can be determined by detecting events such as instruction dispatches for multiple threads active within...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Armstrong, William Joseph, Floyd, Michael Stephen, Kalla, Ronald Nick, Leitner, Larry Scott, Sinharoy, Balaram
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Armstrong, William Joseph
Floyd, Michael Stephen
Kalla, Ronald Nick
Leitner, Larry Scott
Sinharoy, Balaram
description Processor time accounting is enhanced by per-thread internal resource usage counter circuits that account for usage of processor core resources to the threads that use them. Relative resource use can be determined by detecting events such as instruction dispatches for multiple threads active within the processor, which may include idle threads that are still occupying processor resources. The values of the resource usage counters are used periodically to determine relative usage of the processor core by the multiple threads. If all of the events are for a single thread during a given period, the processor time is allocated to the single thread. If no events occur in the given period, then the processor time can be equally allocated among threads. If multiple threads are generating events, a fractional resource usage can be determined for each thread and the counters may be updated in accordance with their fractional usage.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08209698</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08209698</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082096983</originalsourceid><addsrcrecordid>eNrjZLALKMpPTi0uzi9SSM4vSlUozyzJUChILdItyShKTUxRKEotzi8tSk5VKC1OTE9VSExOzi_NK8nMS1fIyU_PTOZhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLIwNLM0sKYCCUARgQxzg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Processor core with per-thread resource usage accounting logic</title><source>USPTO Issued Patents</source><creator>Armstrong, William Joseph ; Floyd, Michael Stephen ; Kalla, Ronald Nick ; Leitner, Larry Scott ; Sinharoy, Balaram</creator><creatorcontrib>Armstrong, William Joseph ; Floyd, Michael Stephen ; Kalla, Ronald Nick ; Leitner, Larry Scott ; Sinharoy, Balaram ; International Business Machines Corporation</creatorcontrib><description>Processor time accounting is enhanced by per-thread internal resource usage counter circuits that account for usage of processor core resources to the threads that use them. Relative resource use can be determined by detecting events such as instruction dispatches for multiple threads active within the processor, which may include idle threads that are still occupying processor resources. The values of the resource usage counters are used periodically to determine relative usage of the processor core by the multiple threads. If all of the events are for a single thread during a given period, the processor time is allocated to the single thread. If no events occur in the given period, then the processor time can be equally allocated among threads. If multiple threads are generating events, a fractional resource usage can be determined for each thread and the counters may be updated in accordance with their fractional usage.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8209698$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8209698$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Armstrong, William Joseph</creatorcontrib><creatorcontrib>Floyd, Michael Stephen</creatorcontrib><creatorcontrib>Kalla, Ronald Nick</creatorcontrib><creatorcontrib>Leitner, Larry Scott</creatorcontrib><creatorcontrib>Sinharoy, Balaram</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Processor core with per-thread resource usage accounting logic</title><description>Processor time accounting is enhanced by per-thread internal resource usage counter circuits that account for usage of processor core resources to the threads that use them. Relative resource use can be determined by detecting events such as instruction dispatches for multiple threads active within the processor, which may include idle threads that are still occupying processor resources. The values of the resource usage counters are used periodically to determine relative usage of the processor core by the multiple threads. If all of the events are for a single thread during a given period, the processor time is allocated to the single thread. If no events occur in the given period, then the processor time can be equally allocated among threads. If multiple threads are generating events, a fractional resource usage can be determined for each thread and the counters may be updated in accordance with their fractional usage.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLALKMpPTi0uzi9SSM4vSlUozyzJUChILdItyShKTUxRKEotzi8tSk5VKC1OTE9VSExOzi_NK8nMS1fIyU_PTOZhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLIwNLM0sKYCCUARgQxzg</recordid><startdate>20120626</startdate><enddate>20120626</enddate><creator>Armstrong, William Joseph</creator><creator>Floyd, Michael Stephen</creator><creator>Kalla, Ronald Nick</creator><creator>Leitner, Larry Scott</creator><creator>Sinharoy, Balaram</creator><scope>EFH</scope></search><sort><creationdate>20120626</creationdate><title>Processor core with per-thread resource usage accounting logic</title><author>Armstrong, William Joseph ; Floyd, Michael Stephen ; Kalla, Ronald Nick ; Leitner, Larry Scott ; Sinharoy, Balaram</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082096983</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Armstrong, William Joseph</creatorcontrib><creatorcontrib>Floyd, Michael Stephen</creatorcontrib><creatorcontrib>Kalla, Ronald Nick</creatorcontrib><creatorcontrib>Leitner, Larry Scott</creatorcontrib><creatorcontrib>Sinharoy, Balaram</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Armstrong, William Joseph</au><au>Floyd, Michael Stephen</au><au>Kalla, Ronald Nick</au><au>Leitner, Larry Scott</au><au>Sinharoy, Balaram</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Processor core with per-thread resource usage accounting logic</title><date>2012-06-26</date><risdate>2012</risdate><abstract>Processor time accounting is enhanced by per-thread internal resource usage counter circuits that account for usage of processor core resources to the threads that use them. Relative resource use can be determined by detecting events such as instruction dispatches for multiple threads active within the processor, which may include idle threads that are still occupying processor resources. The values of the resource usage counters are used periodically to determine relative usage of the processor core by the multiple threads. If all of the events are for a single thread during a given period, the processor time is allocated to the single thread. If no events occur in the given period, then the processor time can be equally allocated among threads. If multiple threads are generating events, a fractional resource usage can be determined for each thread and the counters may be updated in accordance with their fractional usage.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08209698
source USPTO Issued Patents
title Processor core with per-thread resource usage accounting logic
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-08T14%3A20%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Armstrong,%20William%20Joseph&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2012-06-26&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08209698%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true