Systems and methods for voting among parallel threads

One embodiment of the present invention sets forth a technique for efficiently performing voting operations within a multi-threaded parallel-processing system. A group of related parallel program threads executes within a processor core together in parallel. A new instruction, called a "vote&qu...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Nickolls, John R, Nyland, Lars, Mills, Peter C, Sugerman, Jeremy, Foley, Timothy, Fahs, Brian, Garland, Michael, Luebke, David P
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Nickolls, John R
Nyland, Lars
Mills, Peter C
Sugerman, Jeremy
Foley, Timothy
Fahs, Brian
Garland, Michael
Luebke, David P
description One embodiment of the present invention sets forth a technique for efficiently performing voting operations within a multi-threaded parallel-processing system. A group of related parallel program threads executes within a processor core together in parallel. A new instruction, called a "vote" instruction, is introduced that enables a parallel program thread to post an individual vote within the context of the group of related threads and to receive the result of the vote. In this fashion, the vote instruction advantageously reduces overhead associated with inter-thread communication, thereby improving overall system performance.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08200947</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08200947</sourcerecordid><originalsourceid>FETCH-uspatents_grants_082009473</originalsourceid><addsrcrecordid>eNrjZDANriwuSc0tVkjMS1HITS3JyE8pVkjLL1Ioyy_JzEtXSMzNB5IFiUWJOTmpOQolGUWpiSnFPAysaYk5xam8UJqbQcHNNcTZQ7e0uCCxJDWvpDg-vSgRRBlYGBkYWJqYGxOhBABFiS4t</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Systems and methods for voting among parallel threads</title><source>USPTO Issued Patents</source><creator>Nickolls, John R ; Nyland, Lars ; Mills, Peter C ; Sugerman, Jeremy ; Foley, Timothy ; Fahs, Brian ; Garland, Michael ; Luebke, David P</creator><creatorcontrib>Nickolls, John R ; Nyland, Lars ; Mills, Peter C ; Sugerman, Jeremy ; Foley, Timothy ; Fahs, Brian ; Garland, Michael ; Luebke, David P ; NVIDIA Corporation</creatorcontrib><description>One embodiment of the present invention sets forth a technique for efficiently performing voting operations within a multi-threaded parallel-processing system. A group of related parallel program threads executes within a processor core together in parallel. A new instruction, called a "vote" instruction, is introduced that enables a parallel program thread to post an individual vote within the context of the group of related threads and to receive the result of the vote. In this fashion, the vote instruction advantageously reduces overhead associated with inter-thread communication, thereby improving overall system performance.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8200947$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8200947$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Nickolls, John R</creatorcontrib><creatorcontrib>Nyland, Lars</creatorcontrib><creatorcontrib>Mills, Peter C</creatorcontrib><creatorcontrib>Sugerman, Jeremy</creatorcontrib><creatorcontrib>Foley, Timothy</creatorcontrib><creatorcontrib>Fahs, Brian</creatorcontrib><creatorcontrib>Garland, Michael</creatorcontrib><creatorcontrib>Luebke, David P</creatorcontrib><creatorcontrib>NVIDIA Corporation</creatorcontrib><title>Systems and methods for voting among parallel threads</title><description>One embodiment of the present invention sets forth a technique for efficiently performing voting operations within a multi-threaded parallel-processing system. A group of related parallel program threads executes within a processor core together in parallel. A new instruction, called a "vote" instruction, is introduced that enables a parallel program thread to post an individual vote within the context of the group of related threads and to receive the result of the vote. In this fashion, the vote instruction advantageously reduces overhead associated with inter-thread communication, thereby improving overall system performance.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDANriwuSc0tVkjMS1HITS3JyE8pVkjLL1Ioyy_JzEtXSMzNB5IFiUWJOTmpOQolGUWpiSnFPAysaYk5xam8UJqbQcHNNcTZQ7e0uCCxJDWvpDg-vSgRRBlYGBkYWJqYGxOhBABFiS4t</recordid><startdate>20120612</startdate><enddate>20120612</enddate><creator>Nickolls, John R</creator><creator>Nyland, Lars</creator><creator>Mills, Peter C</creator><creator>Sugerman, Jeremy</creator><creator>Foley, Timothy</creator><creator>Fahs, Brian</creator><creator>Garland, Michael</creator><creator>Luebke, David P</creator><scope>EFH</scope></search><sort><creationdate>20120612</creationdate><title>Systems and methods for voting among parallel threads</title><author>Nickolls, John R ; Nyland, Lars ; Mills, Peter C ; Sugerman, Jeremy ; Foley, Timothy ; Fahs, Brian ; Garland, Michael ; Luebke, David P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_082009473</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Nickolls, John R</creatorcontrib><creatorcontrib>Nyland, Lars</creatorcontrib><creatorcontrib>Mills, Peter C</creatorcontrib><creatorcontrib>Sugerman, Jeremy</creatorcontrib><creatorcontrib>Foley, Timothy</creatorcontrib><creatorcontrib>Fahs, Brian</creatorcontrib><creatorcontrib>Garland, Michael</creatorcontrib><creatorcontrib>Luebke, David P</creatorcontrib><creatorcontrib>NVIDIA Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nickolls, John R</au><au>Nyland, Lars</au><au>Mills, Peter C</au><au>Sugerman, Jeremy</au><au>Foley, Timothy</au><au>Fahs, Brian</au><au>Garland, Michael</au><au>Luebke, David P</au><aucorp>NVIDIA Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Systems and methods for voting among parallel threads</title><date>2012-06-12</date><risdate>2012</risdate><abstract>One embodiment of the present invention sets forth a technique for efficiently performing voting operations within a multi-threaded parallel-processing system. A group of related parallel program threads executes within a processor core together in parallel. A new instruction, called a "vote" instruction, is introduced that enables a parallel program thread to post an individual vote within the context of the group of related threads and to receive the result of the vote. In this fashion, the vote instruction advantageously reduces overhead associated with inter-thread communication, thereby improving overall system performance.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08200947
source USPTO Issued Patents
title Systems and methods for voting among parallel threads
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T18%3A57%3A36IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Nickolls,%20John%20R&rft.aucorp=NVIDIA%20Corporation&rft.date=2012-06-12&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08200947%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true