Chaining multiple smaller store queue entries for more efficient store queue usage

Chaining multiple smaller store queue entries for more efficient store queue usage

A computer implemented method, a processor chip, a data processing system, and computer program product in a data processing system process information in a store cache of a data processing system. The store cache receives a first entry that includes a first address indicating a first segment of a c...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Guthrie, Guy Lynn, Jeremiah, Thomas Leo, McNeil, William Lloyd, Shen, Hugh, Starke, William John
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Guthrie, Guy Lynn
Jeremiah, Thomas Leo
McNeil, William Lloyd
Shen, Hugh
Starke, William John
description A computer implemented method, a processor chip, a data processing system, and computer program product in a data processing system process information in a store cache of a data processing system. The store cache receives a first entry that includes a first address indicating a first segment of a cache line. The store cache then receives a second entry including a second address indicating a second segment of the cache line. Responsive to the first segment not being equal to the second segment, the first entry is chained to the second entry.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08166246</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08166246</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081662463</originalsourceid><addsrcrecordid>eNqNi7sKAkEMALexEPUf8gOCLxb7Q7EWewmSXQPZvbtk8__egY2d1cAwswz37o1cuWYoLo0HIbCCIqRgrVeC0ckJqDZlMki9Qpk1pcQvnvRP5oaZ1mGRUIw2X64CXC-P7rZ1G7BNiz2z4ozdeR_j4RSPfyQfC3s5YA</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Chaining multiple smaller store queue entries for more efficient store queue usage</title><source>USPTO Issued Patents</source><creator>Guthrie, Guy Lynn ; Jeremiah, Thomas Leo ; McNeil, William Lloyd ; Shen, Hugh ; Starke, William John</creator><creatorcontrib>Guthrie, Guy Lynn ; Jeremiah, Thomas Leo ; McNeil, William Lloyd ; Shen, Hugh ; Starke, William John ; International Business Machines Corporation</creatorcontrib><description>A computer implemented method, a processor chip, a data processing system, and computer program product in a data processing system process information in a store cache of a data processing system. The store cache receives a first entry that includes a first address indicating a first segment of a cache line. The store cache then receives a second entry including a second address indicating a second segment of the cache line. Responsive to the first segment not being equal to the second segment, the first entry is chained to the second entry.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8166246$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8166246$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Guthrie, Guy Lynn</creatorcontrib><creatorcontrib>Jeremiah, Thomas Leo</creatorcontrib><creatorcontrib>McNeil, William Lloyd</creatorcontrib><creatorcontrib>Shen, Hugh</creatorcontrib><creatorcontrib>Starke, William John</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Chaining multiple smaller store queue entries for more efficient store queue usage</title><description>A computer implemented method, a processor chip, a data processing system, and computer program product in a data processing system process information in a store cache of a data processing system. The store cache receives a first entry that includes a first address indicating a first segment of a cache line. The store cache then receives a second entry including a second address indicating a second segment of the cache line. Responsive to the first segment not being equal to the second segment, the first entry is chained to the second entry.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNi7sKAkEMALexEPUf8gOCLxb7Q7EWewmSXQPZvbtk8__egY2d1cAwswz37o1cuWYoLo0HIbCCIqRgrVeC0ckJqDZlMki9Qpk1pcQvnvRP5oaZ1mGRUIw2X64CXC-P7rZ1G7BNiz2z4ozdeR_j4RSPfyQfC3s5YA</recordid><startdate>20120424</startdate><enddate>20120424</enddate><creator>Guthrie, Guy Lynn</creator><creator>Jeremiah, Thomas Leo</creator><creator>McNeil, William Lloyd</creator><creator>Shen, Hugh</creator><creator>Starke, William John</creator><scope>EFH</scope></search><sort><creationdate>20120424</creationdate><title>Chaining multiple smaller store queue entries for more efficient store queue usage</title><author>Guthrie, Guy Lynn ; Jeremiah, Thomas Leo ; McNeil, William Lloyd ; Shen, Hugh ; Starke, William John</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081662463</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Guthrie, Guy Lynn</creatorcontrib><creatorcontrib>Jeremiah, Thomas Leo</creatorcontrib><creatorcontrib>McNeil, William Lloyd</creatorcontrib><creatorcontrib>Shen, Hugh</creatorcontrib><creatorcontrib>Starke, William John</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Guthrie, Guy Lynn</au><au>Jeremiah, Thomas Leo</au><au>McNeil, William Lloyd</au><au>Shen, Hugh</au><au>Starke, William John</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Chaining multiple smaller store queue entries for more efficient store queue usage</title><date>2012-04-24</date><risdate>2012</risdate><abstract>A computer implemented method, a processor chip, a data processing system, and computer program product in a data processing system process information in a store cache of a data processing system. The store cache receives a first entry that includes a first address indicating a first segment of a cache line. The store cache then receives a second entry including a second address indicating a second segment of the cache line. Responsive to the first segment not being equal to the second segment, the first entry is chained to the second entry.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08166246
source USPTO Issued Patents
title Chaining multiple smaller store queue entries for more efficient store queue usage
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T02%3A17%3A23IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Guthrie,%20Guy%20Lynn&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2012-04-24&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08166246%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true