Method and system for automatic generation of processor datapaths

Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Petkov, Darin Stamenov, Goodwin, David William, Maydan, Dror Eliezer
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Petkov, Darin Stamenov
Goodwin, David William
Maydan, Dror Eliezer
description Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C or C++ on the ISA. Such operations, for example, may represent a configurable processor ISA. The operations may also include one or more extension operations defined by one or more designers. Thus, a description of the behaviors of the various standard and/or extension operations that compose the ISA of an instance of a standard or configurable processor is used to automatically generate a set of shared processor datapaths that implement the behavior of those operations. In addition, certain aspects may take one or more operations as well as one or more input semantics and either re-implement the input semantics automatically, or combine the input semantics with each other or with one or more other operations to automatically generate a new set of shared processor datapaths.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08156464</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08156464</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081564643</originalsourceid><addsrcrecordid>eNrjZHD0TS3JyE9RSMxLUSiuLC5JzVVIyy9SSCwtyc9NLMlMVkhPzUstArLy8xTy0xQKivKTU4uLgSpSEksSCxJLMop5GFjTEnOKU3mhNDeDgptriLOHbmkxUD41r6Q4Pr0oEUQZWBiampmYmRgToQQA8f8y_A</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method and system for automatic generation of processor datapaths</title><source>USPTO Issued Patents</source><creator>Petkov, Darin Stamenov ; Goodwin, David William ; Maydan, Dror Eliezer</creator><creatorcontrib>Petkov, Darin Stamenov ; Goodwin, David William ; Maydan, Dror Eliezer ; Tensilica, Inc</creatorcontrib><description>Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C or C++ on the ISA. Such operations, for example, may represent a configurable processor ISA. The operations may also include one or more extension operations defined by one or more designers. Thus, a description of the behaviors of the various standard and/or extension operations that compose the ISA of an instance of a standard or configurable processor is used to automatically generate a set of shared processor datapaths that implement the behavior of those operations. In addition, certain aspects may take one or more operations as well as one or more input semantics and either re-implement the input semantics automatically, or combine the input semantics with each other or with one or more other operations to automatically generate a new set of shared processor datapaths.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8156464$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,309,781,803,886,64044</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8156464$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Petkov, Darin Stamenov</creatorcontrib><creatorcontrib>Goodwin, David William</creatorcontrib><creatorcontrib>Maydan, Dror Eliezer</creatorcontrib><creatorcontrib>Tensilica, Inc</creatorcontrib><title>Method and system for automatic generation of processor datapaths</title><description>Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C or C++ on the ISA. Such operations, for example, may represent a configurable processor ISA. The operations may also include one or more extension operations defined by one or more designers. Thus, a description of the behaviors of the various standard and/or extension operations that compose the ISA of an instance of a standard or configurable processor is used to automatically generate a set of shared processor datapaths that implement the behavior of those operations. In addition, certain aspects may take one or more operations as well as one or more input semantics and either re-implement the input semantics automatically, or combine the input semantics with each other or with one or more other operations to automatically generate a new set of shared processor datapaths.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHD0TS3JyE9RSMxLUSiuLC5JzVVIyy9SSCwtyc9NLMlMVkhPzUstArLy8xTy0xQKivKTU4uLgSpSEksSCxJLMop5GFjTEnOKU3mhNDeDgptriLOHbmkxUD41r6Q4Pr0oEUQZWBiampmYmRgToQQA8f8y_A</recordid><startdate>20120410</startdate><enddate>20120410</enddate><creator>Petkov, Darin Stamenov</creator><creator>Goodwin, David William</creator><creator>Maydan, Dror Eliezer</creator><scope>EFH</scope></search><sort><creationdate>20120410</creationdate><title>Method and system for automatic generation of processor datapaths</title><author>Petkov, Darin Stamenov ; Goodwin, David William ; Maydan, Dror Eliezer</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081564643</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Petkov, Darin Stamenov</creatorcontrib><creatorcontrib>Goodwin, David William</creatorcontrib><creatorcontrib>Maydan, Dror Eliezer</creatorcontrib><creatorcontrib>Tensilica, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Petkov, Darin Stamenov</au><au>Goodwin, David William</au><au>Maydan, Dror Eliezer</au><aucorp>Tensilica, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method and system for automatic generation of processor datapaths</title><date>2012-04-10</date><risdate>2012</risdate><abstract>Systems and method for automatically generating a set of shared processor datapaths from the description of the behavior of one or more ISA operations is presented. The operations may include, for example, the standard operations of a processor necessary to support an application language such as C or C++ on the ISA. Such operations, for example, may represent a configurable processor ISA. The operations may also include one or more extension operations defined by one or more designers. Thus, a description of the behaviors of the various standard and/or extension operations that compose the ISA of an instance of a standard or configurable processor is used to automatically generate a set of shared processor datapaths that implement the behavior of those operations. In addition, certain aspects may take one or more operations as well as one or more input semantics and either re-implement the input semantics automatically, or combine the input semantics with each other or with one or more other operations to automatically generate a new set of shared processor datapaths.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08156464
source USPTO Issued Patents
title Method and system for automatic generation of processor datapaths
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-12T20%3A29%3A01IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Petkov,%20Darin%20Stamenov&rft.aucorp=Tensilica,%20Inc&rft.date=2012-04-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08156464%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true