Advanced encryption system hardware architecture

Advanced encryption system hardware architecture

A cryptographic device comprises a first pipeline stage, a pipeline register, and a second pipeline stage. The first pipeline stage comprises a first byte substitution module that performs mathematical operations on a received byte and outputs an intermediate value based on the mathematical operatio...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Poo, Tze Lei, Tang, Heng, Fred Au, Siu-Hung, Burd, Gregory
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Poo, Tze Lei
Tang, Heng
Fred Au, Siu-Hung
Burd, Gregory
description A cryptographic device comprises a first pipeline stage, a pipeline register, and a second pipeline stage. The first pipeline stage comprises a first byte substitution module that performs mathematical operations on a received byte and outputs an intermediate value based on the mathematical operations. The pipeline register stores the intermediate value. The second pipeline stage comprises a second byte substitution module and a column mixing module. The second byte substitution module generates a replacement byte corresponding to the received byte based on mathematical operations performed on the stored intermediate value. The column mixing module transforms groups of four bytes of a plurality of replacement bytes including the replacement byte.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08155308</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08155308</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081553083</originalsourceid><addsrcrecordid>eNrjZDBwTClLzEtOTVFIzUsuqiwoyczPUyiuLC5JzVXISCxKKU8sSlVILErOyCxJTS4pLUrlYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDC0NTU2MDCmAglAHoFLNg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Advanced encryption system hardware architecture</title><source>USPTO Issued Patents</source><creator>Poo, Tze Lei ; Tang, Heng ; Fred Au, Siu-Hung ; Burd, Gregory</creator><creatorcontrib>Poo, Tze Lei ; Tang, Heng ; Fred Au, Siu-Hung ; Burd, Gregory ; Marvell International Ltd</creatorcontrib><description>A cryptographic device comprises a first pipeline stage, a pipeline register, and a second pipeline stage. The first pipeline stage comprises a first byte substitution module that performs mathematical operations on a received byte and outputs an intermediate value based on the mathematical operations. The pipeline register stores the intermediate value. The second pipeline stage comprises a second byte substitution module and a column mixing module. The second byte substitution module generates a replacement byte corresponding to the received byte based on mathematical operations performed on the stored intermediate value. The column mixing module transforms groups of four bytes of a plurality of replacement bytes including the replacement byte.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8155308$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,309,781,803,886,64043</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8155308$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Poo, Tze Lei</creatorcontrib><creatorcontrib>Tang, Heng</creatorcontrib><creatorcontrib>Fred Au, Siu-Hung</creatorcontrib><creatorcontrib>Burd, Gregory</creatorcontrib><creatorcontrib>Marvell International Ltd</creatorcontrib><title>Advanced encryption system hardware architecture</title><description>A cryptographic device comprises a first pipeline stage, a pipeline register, and a second pipeline stage. The first pipeline stage comprises a first byte substitution module that performs mathematical operations on a received byte and outputs an intermediate value based on the mathematical operations. The pipeline register stores the intermediate value. The second pipeline stage comprises a second byte substitution module and a column mixing module. The second byte substitution module generates a replacement byte corresponding to the received byte based on mathematical operations performed on the stored intermediate value. The column mixing module transforms groups of four bytes of a plurality of replacement bytes including the replacement byte.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDBwTClLzEtOTVFIzUsuqiwoyczPUyiuLC5JzVXISCxKKU8sSlVILErOyCxJTS4pLUrlYWBNS8wpTuWF0twMCm6uIc4euqXFBYklqXklxfHpRYkgysDC0NTU2MDCmAglAHoFLNg</recordid><startdate>20120410</startdate><enddate>20120410</enddate><creator>Poo, Tze Lei</creator><creator>Tang, Heng</creator><creator>Fred Au, Siu-Hung</creator><creator>Burd, Gregory</creator><scope>EFH</scope></search><sort><creationdate>20120410</creationdate><title>Advanced encryption system hardware architecture</title><author>Poo, Tze Lei ; Tang, Heng ; Fred Au, Siu-Hung ; Burd, Gregory</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081553083</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Poo, Tze Lei</creatorcontrib><creatorcontrib>Tang, Heng</creatorcontrib><creatorcontrib>Fred Au, Siu-Hung</creatorcontrib><creatorcontrib>Burd, Gregory</creatorcontrib><creatorcontrib>Marvell International Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Poo, Tze Lei</au><au>Tang, Heng</au><au>Fred Au, Siu-Hung</au><au>Burd, Gregory</au><aucorp>Marvell International Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Advanced encryption system hardware architecture</title><date>2012-04-10</date><risdate>2012</risdate><abstract>A cryptographic device comprises a first pipeline stage, a pipeline register, and a second pipeline stage. The first pipeline stage comprises a first byte substitution module that performs mathematical operations on a received byte and outputs an intermediate value based on the mathematical operations. The pipeline register stores the intermediate value. The second pipeline stage comprises a second byte substitution module and a column mixing module. The second byte substitution module generates a replacement byte corresponding to the received byte based on mathematical operations performed on the stored intermediate value. The column mixing module transforms groups of four bytes of a plurality of replacement bytes including the replacement byte.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08155308
source USPTO Issued Patents
title Advanced encryption system hardware architecture
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T02%3A51%3A28IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Poo,%20Tze%20Lei&rft.aucorp=Marvell%20International%20Ltd&rft.date=2012-04-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08155308%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true