Wiring board and electronic component device

Wiring board and electronic component device

A wiring board includes a wiring forming region in which a plurality of wiring layers are stacked while sandwiching insulating layers, an outer periphery region which is arranged around the wiring forming region and in which a reinforcing pattern is formed in the same layer as each of the wiring lay...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Nakamura, Junichi, Kodani, Kotaro, Ogawa, Michiro
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Nakamura, Junichi
Kodani, Kotaro
Ogawa, Michiro
description A wiring board includes a wiring forming region in which a plurality of wiring layers are stacked while sandwiching insulating layers, an outer periphery region which is arranged around the wiring forming region and in which a reinforcing pattern is formed in the same layer as each of the wiring layers. An area ratio of the reinforcing pattern to the outer periphery region and an area ratio of the wiring layer to the wiring forming region are substantially the same in each of the layers, and the reinforcing patterns exist without a gap in the outer periphery region when the wiring board is viewed in planar perspective.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08153902</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08153902</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081539023</originalsourceid><addsrcrecordid>eNrjZNAJzyzKzEtXSMpPLEpRSMxLUUjNSU0uKcrPy0xWSM7PLcjPS80rUUhJLctMTuVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSVAdcXx6UWJIMrAwtDU2NLAyJgIJQBrQyqv</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Wiring board and electronic component device</title><source>USPTO Issued Patents</source><creator>Nakamura, Junichi ; Kodani, Kotaro ; Ogawa, Michiro</creator><creatorcontrib>Nakamura, Junichi ; Kodani, Kotaro ; Ogawa, Michiro ; Shinko Electric Industries Co., Ltd</creatorcontrib><description>A wiring board includes a wiring forming region in which a plurality of wiring layers are stacked while sandwiching insulating layers, an outer periphery region which is arranged around the wiring forming region and in which a reinforcing pattern is formed in the same layer as each of the wiring layers. An area ratio of the reinforcing pattern to the outer periphery region and an area ratio of the wiring layer to the wiring forming region are substantially the same in each of the layers, and the reinforcing patterns exist without a gap in the outer periphery region when the wiring board is viewed in planar perspective.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8153902$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8153902$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Nakamura, Junichi</creatorcontrib><creatorcontrib>Kodani, Kotaro</creatorcontrib><creatorcontrib>Ogawa, Michiro</creatorcontrib><creatorcontrib>Shinko Electric Industries Co., Ltd</creatorcontrib><title>Wiring board and electronic component device</title><description>A wiring board includes a wiring forming region in which a plurality of wiring layers are stacked while sandwiching insulating layers, an outer periphery region which is arranged around the wiring forming region and in which a reinforcing pattern is formed in the same layer as each of the wiring layers. An area ratio of the reinforcing pattern to the outer periphery region and an area ratio of the wiring layer to the wiring forming region are substantially the same in each of the layers, and the reinforcing patterns exist without a gap in the outer periphery region when the wiring board is viewed in planar perspective.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNAJzyzKzEtXSMpPLEpRSMxLUUjNSU0uKcrPy0xWSM7PLcjPS80rUUhJLctMTuVhYE1LzClO5YXS3AwKbq4hzh66pcUFiSVAdcXx6UWJIMrAwtDU2NLAyJgIJQBrQyqv</recordid><startdate>20120410</startdate><enddate>20120410</enddate><creator>Nakamura, Junichi</creator><creator>Kodani, Kotaro</creator><creator>Ogawa, Michiro</creator><scope>EFH</scope></search><sort><creationdate>20120410</creationdate><title>Wiring board and electronic component device</title><author>Nakamura, Junichi ; Kodani, Kotaro ; Ogawa, Michiro</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081539023</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Nakamura, Junichi</creatorcontrib><creatorcontrib>Kodani, Kotaro</creatorcontrib><creatorcontrib>Ogawa, Michiro</creatorcontrib><creatorcontrib>Shinko Electric Industries Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Nakamura, Junichi</au><au>Kodani, Kotaro</au><au>Ogawa, Michiro</au><aucorp>Shinko Electric Industries Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Wiring board and electronic component device</title><date>2012-04-10</date><risdate>2012</risdate><abstract>A wiring board includes a wiring forming region in which a plurality of wiring layers are stacked while sandwiching insulating layers, an outer periphery region which is arranged around the wiring forming region and in which a reinforcing pattern is formed in the same layer as each of the wiring layers. An area ratio of the reinforcing pattern to the outer periphery region and an area ratio of the wiring layer to the wiring forming region are substantially the same in each of the layers, and the reinforcing patterns exist without a gap in the outer periphery region when the wiring board is viewed in planar perspective.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08153902
source USPTO Issued Patents
title Wiring board and electronic component device
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-19T01%3A39%3A45IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Nakamura,%20Junichi&rft.aucorp=Shinko%20Electric%20Industries%20Co.,%20Ltd&rft.date=2012-04-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08153902%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true