Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices

A method for forming power semiconductor devices having an inter-electrode dielectric (IPD) layer inside a trench includes providing a semiconductor substrate with a trench, lining the sidewalls and bottom of the trench with a first layer of dielectric material, filling the trench with a first layer...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Grebs, Thomas E, Ridley, Rodney S, Sapp, Steven P, Wilson, Peter H, Sani, Babak S, Dolny, Gary M, Mytych, John, Losee, Becky, Selsley, Adam, Kocon, Christopher B
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Grebs, Thomas E
Ridley, Rodney S
Sapp, Steven P
Wilson, Peter H
Sani, Babak S
Dolny, Gary M
Mytych, John
Losee, Becky
Selsley, Adam
Kocon, Christopher B
description A method for forming power semiconductor devices having an inter-electrode dielectric (IPD) layer inside a trench includes providing a semiconductor substrate with a trench, lining the sidewalls and bottom of the trench with a first layer of dielectric material, filling the trench with a first layer of conductive material to form a first electrode, recessing the first layer of dielectric material and the first layer of conductive material to a first depth inside the trench, forming a layer of polysilicon material on a top surface of the dielectric material and conductive material inside the trench, oxidizing the layer of polysilicon material, and forming a second electrode inside the trench atop the oxidized layer and isolated from trench sidewalls by a second dielectric layer. The oxidation step can be enhanced by either chemically or physically altering the top portion polysilicon such as by implanting impurities.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08143123</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08143123</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081431233</originalsourceid><addsrcrecordid>eNqNyr0KwjAQAOAuDqK-w406FKxxcPcHHQSH7hKSSw2kuXB3Vfr2KvgATt_yTav2ivogL0ABAnEfcwcxK3JdKI3gIyZ0ytHB8nI7rCDZEVk-BQq9kEGwj46yH5wSg8dndCjzahJsElz8nFVwOrb7cz1IsYpZ5d6x_bLeNVvTbIz5o7wBFTk5Pw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices</title><source>USPTO Issued Patents</source><creator>Grebs, Thomas E ; Ridley, Rodney S ; Sapp, Steven P ; Wilson, Peter H ; Sani, Babak S ; Dolny, Gary M ; Mytych, John ; Losee, Becky ; Selsley, Adam ; Kocon, Christopher B</creator><creatorcontrib>Grebs, Thomas E ; Ridley, Rodney S ; Sapp, Steven P ; Wilson, Peter H ; Sani, Babak S ; Dolny, Gary M ; Mytych, John ; Losee, Becky ; Selsley, Adam ; Kocon, Christopher B ; Fairchild Semiconductor Corporation</creatorcontrib><description>A method for forming power semiconductor devices having an inter-electrode dielectric (IPD) layer inside a trench includes providing a semiconductor substrate with a trench, lining the sidewalls and bottom of the trench with a first layer of dielectric material, filling the trench with a first layer of conductive material to form a first electrode, recessing the first layer of dielectric material and the first layer of conductive material to a first depth inside the trench, forming a layer of polysilicon material on a top surface of the dielectric material and conductive material inside the trench, oxidizing the layer of polysilicon material, and forming a second electrode inside the trench atop the oxidized layer and isolated from trench sidewalls by a second dielectric layer. The oxidation step can be enhanced by either chemically or physically altering the top portion polysilicon such as by implanting impurities.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8143123$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,309,782,804,887,64048</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8143123$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Grebs, Thomas E</creatorcontrib><creatorcontrib>Ridley, Rodney S</creatorcontrib><creatorcontrib>Sapp, Steven P</creatorcontrib><creatorcontrib>Wilson, Peter H</creatorcontrib><creatorcontrib>Sani, Babak S</creatorcontrib><creatorcontrib>Dolny, Gary M</creatorcontrib><creatorcontrib>Mytych, John</creatorcontrib><creatorcontrib>Losee, Becky</creatorcontrib><creatorcontrib>Selsley, Adam</creatorcontrib><creatorcontrib>Kocon, Christopher B</creatorcontrib><creatorcontrib>Fairchild Semiconductor Corporation</creatorcontrib><title>Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices</title><description>A method for forming power semiconductor devices having an inter-electrode dielectric (IPD) layer inside a trench includes providing a semiconductor substrate with a trench, lining the sidewalls and bottom of the trench with a first layer of dielectric material, filling the trench with a first layer of conductive material to form a first electrode, recessing the first layer of dielectric material and the first layer of conductive material to a first depth inside the trench, forming a layer of polysilicon material on a top surface of the dielectric material and conductive material inside the trench, oxidizing the layer of polysilicon material, and forming a second electrode inside the trench atop the oxidized layer and isolated from trench sidewalls by a second dielectric layer. The oxidation step can be enhanced by either chemically or physically altering the top portion polysilicon such as by implanting impurities.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyr0KwjAQAOAuDqK-w406FKxxcPcHHQSH7hKSSw2kuXB3Vfr2KvgATt_yTav2ivogL0ABAnEfcwcxK3JdKI3gIyZ0ytHB8nI7rCDZEVk-BQq9kEGwj46yH5wSg8dndCjzahJsElz8nFVwOrb7cz1IsYpZ5d6x_bLeNVvTbIz5o7wBFTk5Pw</recordid><startdate>20120327</startdate><enddate>20120327</enddate><creator>Grebs, Thomas E</creator><creator>Ridley, Rodney S</creator><creator>Sapp, Steven P</creator><creator>Wilson, Peter H</creator><creator>Sani, Babak S</creator><creator>Dolny, Gary M</creator><creator>Mytych, John</creator><creator>Losee, Becky</creator><creator>Selsley, Adam</creator><creator>Kocon, Christopher B</creator><scope>EFH</scope></search><sort><creationdate>20120327</creationdate><title>Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices</title><author>Grebs, Thomas E ; Ridley, Rodney S ; Sapp, Steven P ; Wilson, Peter H ; Sani, Babak S ; Dolny, Gary M ; Mytych, John ; Losee, Becky ; Selsley, Adam ; Kocon, Christopher B</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081431233</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Grebs, Thomas E</creatorcontrib><creatorcontrib>Ridley, Rodney S</creatorcontrib><creatorcontrib>Sapp, Steven P</creatorcontrib><creatorcontrib>Wilson, Peter H</creatorcontrib><creatorcontrib>Sani, Babak S</creatorcontrib><creatorcontrib>Dolny, Gary M</creatorcontrib><creatorcontrib>Mytych, John</creatorcontrib><creatorcontrib>Losee, Becky</creatorcontrib><creatorcontrib>Selsley, Adam</creatorcontrib><creatorcontrib>Kocon, Christopher B</creatorcontrib><creatorcontrib>Fairchild Semiconductor Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Grebs, Thomas E</au><au>Ridley, Rodney S</au><au>Sapp, Steven P</au><au>Wilson, Peter H</au><au>Sani, Babak S</au><au>Dolny, Gary M</au><au>Mytych, John</au><au>Losee, Becky</au><au>Selsley, Adam</au><au>Kocon, Christopher B</au><aucorp>Fairchild Semiconductor Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices</title><date>2012-03-27</date><risdate>2012</risdate><abstract>A method for forming power semiconductor devices having an inter-electrode dielectric (IPD) layer inside a trench includes providing a semiconductor substrate with a trench, lining the sidewalls and bottom of the trench with a first layer of dielectric material, filling the trench with a first layer of conductive material to form a first electrode, recessing the first layer of dielectric material and the first layer of conductive material to a first depth inside the trench, forming a layer of polysilicon material on a top surface of the dielectric material and conductive material inside the trench, oxidizing the layer of polysilicon material, and forming a second electrode inside the trench atop the oxidized layer and isolated from trench sidewalls by a second dielectric layer. The oxidation step can be enhanced by either chemically or physically altering the top portion polysilicon such as by implanting impurities.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08143123
source USPTO Issued Patents
title Methods of forming inter-poly dielectric (IPD) layers in power semiconductor devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-11-30T22%3A33%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Grebs,%20Thomas%20E&rft.aucorp=Fairchild%20Semiconductor%20Corporation&rft.date=2012-03-27&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08143123%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true