Unified inverse discrete cosine transform (IDCT) microcode processor engine
The present invention provides a unified inverse discrete cosine transform (IDCT) microcode processor engine, which is able to process IDCT with different video standards and also achieves the processing speed requirement. The microcode processor engine comprises a read unit for reading input data;...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Zheng, Zheng-Yu Jiang, Zheng-Wei Sijstermans, Franciscus |
description | The present invention provides a unified inverse discrete cosine transform (IDCT) microcode processor engine, which is able to process IDCT with different video standards and also achieves the processing speed requirement. The microcode processor engine comprises a read unit for reading input data; a shift left unit comprising: a first shift left block for left-shifting input data; and a second shift left block for left-shifting input data; an add unit for adding data output from the shift left unit; and a shift right unit for right-shifting data output from the add unit. The present invention also provides a system of inverse discrete cosine transform. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08126952</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08126952</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081269523</originalsourceid><addsrcrecordid>eNqNzDEKwkAQRuFtLES9w5RaCBoxaB0VxTbWsmz-DQNmNsysnt8tPIDV1zze1N0fwpHREcsHaqCOLSgyKCRjAWX1YjHpQMvbqWlXNHDQFFIHGoswS0qQvrRzN4n-ZVj8nDm6nNvmun7b6DMk27Mvt8LmsK3q477a_ZF8AQCqNhI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Unified inverse discrete cosine transform (IDCT) microcode processor engine</title><source>USPTO Issued Patents</source><creator>Zheng, Zheng-Yu ; Jiang, Zheng-Wei ; Sijstermans, Franciscus</creator><creatorcontrib>Zheng, Zheng-Yu ; Jiang, Zheng-Wei ; Sijstermans, Franciscus ; NVIDIA Corporation</creatorcontrib><description>The present invention provides a unified inverse discrete cosine transform (IDCT) microcode processor engine, which is able to process IDCT with different video standards and also achieves the processing speed requirement. The microcode processor engine comprises a read unit for reading input data; a shift left unit comprising: a first shift left block for left-shifting input data; and a second shift left block for left-shifting input data; an add unit for adding data output from the shift left unit; and a shift right unit for right-shifting data output from the add unit. The present invention also provides a system of inverse discrete cosine transform.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8126952$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8126952$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Zheng, Zheng-Yu</creatorcontrib><creatorcontrib>Jiang, Zheng-Wei</creatorcontrib><creatorcontrib>Sijstermans, Franciscus</creatorcontrib><creatorcontrib>NVIDIA Corporation</creatorcontrib><title>Unified inverse discrete cosine transform (IDCT) microcode processor engine</title><description>The present invention provides a unified inverse discrete cosine transform (IDCT) microcode processor engine, which is able to process IDCT with different video standards and also achieves the processing speed requirement. The microcode processor engine comprises a read unit for reading input data; a shift left unit comprising: a first shift left block for left-shifting input data; and a second shift left block for left-shifting input data; an add unit for adding data output from the shift left unit; and a shift right unit for right-shifting data output from the add unit. The present invention also provides a system of inverse discrete cosine transform.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNzDEKwkAQRuFtLES9w5RaCBoxaB0VxTbWsmz-DQNmNsysnt8tPIDV1zze1N0fwpHREcsHaqCOLSgyKCRjAWX1YjHpQMvbqWlXNHDQFFIHGoswS0qQvrRzN4n-ZVj8nDm6nNvmun7b6DMk27Mvt8LmsK3q477a_ZF8AQCqNhI</recordid><startdate>20120228</startdate><enddate>20120228</enddate><creator>Zheng, Zheng-Yu</creator><creator>Jiang, Zheng-Wei</creator><creator>Sijstermans, Franciscus</creator><scope>EFH</scope></search><sort><creationdate>20120228</creationdate><title>Unified inverse discrete cosine transform (IDCT) microcode processor engine</title><author>Zheng, Zheng-Yu ; Jiang, Zheng-Wei ; Sijstermans, Franciscus</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081269523</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Zheng, Zheng-Yu</creatorcontrib><creatorcontrib>Jiang, Zheng-Wei</creatorcontrib><creatorcontrib>Sijstermans, Franciscus</creatorcontrib><creatorcontrib>NVIDIA Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Zheng, Zheng-Yu</au><au>Jiang, Zheng-Wei</au><au>Sijstermans, Franciscus</au><aucorp>NVIDIA Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Unified inverse discrete cosine transform (IDCT) microcode processor engine</title><date>2012-02-28</date><risdate>2012</risdate><abstract>The present invention provides a unified inverse discrete cosine transform (IDCT) microcode processor engine, which is able to process IDCT with different video standards and also achieves the processing speed requirement. The microcode processor engine comprises a read unit for reading input data; a shift left unit comprising: a first shift left block for left-shifting input data; and a second shift left block for left-shifting input data; an add unit for adding data output from the shift left unit; and a shift right unit for right-shifting data output from the add unit. The present invention also provides a system of inverse discrete cosine transform.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_08126952 |
source | USPTO Issued Patents |
title | Unified inverse discrete cosine transform (IDCT) microcode processor engine |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-07T20%3A24%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Zheng,%20Zheng-Yu&rft.aucorp=NVIDIA%20Corporation&rft.date=2012-02-28&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08126952%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |