Thin film transistor including insulating film and island-shaped semiconductor film

An object of the present invention is to provide a method for manufacturing a thin film transistor which enables heat treatment aimed at improving characteristics of a gate insulating film such as lowering of an interface level or reduction in a fixed charge without causing a problem of misalignment...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Yamaguchi, Tetsuji, Akimoto, Kengo, Kayoiji, Hiroki, Takayama, Toru
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Yamaguchi, Tetsuji
Akimoto, Kengo
Kayoiji, Hiroki
Takayama, Toru
description An object of the present invention is to provide a method for manufacturing a thin film transistor which enables heat treatment aimed at improving characteristics of a gate insulating film such as lowering of an interface level or reduction in a fixed charge without causing a problem of misalignment in patterning due to expansion or shrinkage of glass. A method for manufacturing a thin film transistor of the present invention comprises the steps of heat-treating in a state where at least a gate insulating film is formed over a semiconductor film on which element isolation is not performed, simultaneously isolating the gate insulating film and the semiconductor film into an element structure, forming an insulating film covering a side face of an exposed semiconductor film, thereby preventing a short-circuit between the semiconductor film and a gate electrode. Expansion or shrinkage of a glass substrate during the heat treatment can be prevented from affecting misalignment in patterning since the gate insulating film and the semiconductor film are simultaneously processed into element shapes after the heat treatment.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08120111</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08120111</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081201113</originalsourceid><addsrcrecordid>eNqNjTEOwjAMRbMwIOAOvkClBhZ2BGKnO7KStLXkulXt3J8E9QCd3hve1z-6TzeSQE88ga0oSmrzCiSBcyQZimlmtKr_CCUCKRc0OuKSImiaKMwSc6jLGp3doUfWdNl4cvB6do93k3VBS2L6HcpXQXv319Z7f9uR_ABejDnS</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Thin film transistor including insulating film and island-shaped semiconductor film</title><source>USPTO Issued Patents</source><creator>Yamaguchi, Tetsuji ; Akimoto, Kengo ; Kayoiji, Hiroki ; Takayama, Toru</creator><creatorcontrib>Yamaguchi, Tetsuji ; Akimoto, Kengo ; Kayoiji, Hiroki ; Takayama, Toru ; Semiconductor Energy Laboratory Co., Ltd</creatorcontrib><description>An object of the present invention is to provide a method for manufacturing a thin film transistor which enables heat treatment aimed at improving characteristics of a gate insulating film such as lowering of an interface level or reduction in a fixed charge without causing a problem of misalignment in patterning due to expansion or shrinkage of glass. A method for manufacturing a thin film transistor of the present invention comprises the steps of heat-treating in a state where at least a gate insulating film is formed over a semiconductor film on which element isolation is not performed, simultaneously isolating the gate insulating film and the semiconductor film into an element structure, forming an insulating film covering a side face of an exposed semiconductor film, thereby preventing a short-circuit between the semiconductor film and a gate electrode. Expansion or shrinkage of a glass substrate during the heat treatment can be prevented from affecting misalignment in patterning since the gate insulating film and the semiconductor film are simultaneously processed into element shapes after the heat treatment.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8120111$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64018</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8120111$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Yamaguchi, Tetsuji</creatorcontrib><creatorcontrib>Akimoto, Kengo</creatorcontrib><creatorcontrib>Kayoiji, Hiroki</creatorcontrib><creatorcontrib>Takayama, Toru</creatorcontrib><creatorcontrib>Semiconductor Energy Laboratory Co., Ltd</creatorcontrib><title>Thin film transistor including insulating film and island-shaped semiconductor film</title><description>An object of the present invention is to provide a method for manufacturing a thin film transistor which enables heat treatment aimed at improving characteristics of a gate insulating film such as lowering of an interface level or reduction in a fixed charge without causing a problem of misalignment in patterning due to expansion or shrinkage of glass. A method for manufacturing a thin film transistor of the present invention comprises the steps of heat-treating in a state where at least a gate insulating film is formed over a semiconductor film on which element isolation is not performed, simultaneously isolating the gate insulating film and the semiconductor film into an element structure, forming an insulating film covering a side face of an exposed semiconductor film, thereby preventing a short-circuit between the semiconductor film and a gate electrode. Expansion or shrinkage of a glass substrate during the heat treatment can be prevented from affecting misalignment in patterning since the gate insulating film and the semiconductor film are simultaneously processed into element shapes after the heat treatment.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjTEOwjAMRbMwIOAOvkClBhZ2BGKnO7KStLXkulXt3J8E9QCd3hve1z-6TzeSQE88ga0oSmrzCiSBcyQZimlmtKr_CCUCKRc0OuKSImiaKMwSc6jLGp3doUfWdNl4cvB6do93k3VBS2L6HcpXQXv319Z7f9uR_ABejDnS</recordid><startdate>20120221</startdate><enddate>20120221</enddate><creator>Yamaguchi, Tetsuji</creator><creator>Akimoto, Kengo</creator><creator>Kayoiji, Hiroki</creator><creator>Takayama, Toru</creator><scope>EFH</scope></search><sort><creationdate>20120221</creationdate><title>Thin film transistor including insulating film and island-shaped semiconductor film</title><author>Yamaguchi, Tetsuji ; Akimoto, Kengo ; Kayoiji, Hiroki ; Takayama, Toru</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081201113</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Yamaguchi, Tetsuji</creatorcontrib><creatorcontrib>Akimoto, Kengo</creatorcontrib><creatorcontrib>Kayoiji, Hiroki</creatorcontrib><creatorcontrib>Takayama, Toru</creatorcontrib><creatorcontrib>Semiconductor Energy Laboratory Co., Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Yamaguchi, Tetsuji</au><au>Akimoto, Kengo</au><au>Kayoiji, Hiroki</au><au>Takayama, Toru</au><aucorp>Semiconductor Energy Laboratory Co., Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Thin film transistor including insulating film and island-shaped semiconductor film</title><date>2012-02-21</date><risdate>2012</risdate><abstract>An object of the present invention is to provide a method for manufacturing a thin film transistor which enables heat treatment aimed at improving characteristics of a gate insulating film such as lowering of an interface level or reduction in a fixed charge without causing a problem of misalignment in patterning due to expansion or shrinkage of glass. A method for manufacturing a thin film transistor of the present invention comprises the steps of heat-treating in a state where at least a gate insulating film is formed over a semiconductor film on which element isolation is not performed, simultaneously isolating the gate insulating film and the semiconductor film into an element structure, forming an insulating film covering a side face of an exposed semiconductor film, thereby preventing a short-circuit between the semiconductor film and a gate electrode. Expansion or shrinkage of a glass substrate during the heat treatment can be prevented from affecting misalignment in patterning since the gate insulating film and the semiconductor film are simultaneously processed into element shapes after the heat treatment.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08120111
source USPTO Issued Patents
title Thin film transistor including insulating film and island-shaped semiconductor film
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T08%3A38%3A58IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Yamaguchi,%20Tetsuji&rft.aucorp=Semiconductor%20Energy%20Laboratory%20Co.,%20Ltd&rft.date=2012-02-21&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08120111%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true