Computationally efficient mathematical engine

Computationally efficient mathematical engine

A method and apparatus perform many different types of algorithms that utilizes a calculation unit capable of utilizing the same multipliers for different algorithms. The calculation unit preferably includes a processor that has a plural number of arithmetic logic unit circuits that are configured t...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Buchert, Ryan Samuel, Timmerman, Chayil S, Supplee, Stephan Shane
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Buchert, Ryan Samuel
Timmerman, Chayil S
Supplee, Stephan Shane
description A method and apparatus perform many different types of algorithms that utilizes a calculation unit capable of utilizing the same multipliers for different algorithms. The calculation unit preferably includes a processor that has a plural number of arithmetic logic unit circuits that are configured to process data in parallel to provide processed data outputs and an adder tree configured to add the processed data outputs from the arithmetic logic circuits. A shift register that has more parallel data outputs then the processor's inputs is controlled to selectively output data from the parallel outputs to the data inputs of the processor. A communication device preferably includes the calculation unit to facilitate processing of wireless communication signals.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08112467</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08112467</sourcerecordid><originalsourceid>FETCH-uspatents_grants_081124673</originalsourceid><addsrcrecordid>eNrjZNB1zs8tKC1JLMnMz0vMyalUSE1Ly0zOTM0rUchNLMlIBRKZyYk5Cql56Zl5qTwMrGmJOcWpvFCam0HBzTXE2UO3tLggsQSoqTg-vSgRRBlYGBoamZiZGxOhBADopyuu</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Computationally efficient mathematical engine</title><source>USPTO Issued Patents</source><creator>Buchert, Ryan Samuel ; Timmerman, Chayil S ; Supplee, Stephan Shane</creator><creatorcontrib>Buchert, Ryan Samuel ; Timmerman, Chayil S ; Supplee, Stephan Shane ; InterDigital Technology Corporation</creatorcontrib><description>A method and apparatus perform many different types of algorithms that utilizes a calculation unit capable of utilizing the same multipliers for different algorithms. The calculation unit preferably includes a processor that has a plural number of arithmetic logic unit circuits that are configured to process data in parallel to provide processed data outputs and an adder tree configured to add the processed data outputs from the arithmetic logic circuits. A shift register that has more parallel data outputs then the processor's inputs is controlled to selectively output data from the parallel outputs to the data inputs of the processor. A communication device preferably includes the calculation unit to facilitate processing of wireless communication signals.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8112467$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8112467$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Buchert, Ryan Samuel</creatorcontrib><creatorcontrib>Timmerman, Chayil S</creatorcontrib><creatorcontrib>Supplee, Stephan Shane</creatorcontrib><creatorcontrib>InterDigital Technology Corporation</creatorcontrib><title>Computationally efficient mathematical engine</title><description>A method and apparatus perform many different types of algorithms that utilizes a calculation unit capable of utilizing the same multipliers for different algorithms. The calculation unit preferably includes a processor that has a plural number of arithmetic logic unit circuits that are configured to process data in parallel to provide processed data outputs and an adder tree configured to add the processed data outputs from the arithmetic logic circuits. A shift register that has more parallel data outputs then the processor's inputs is controlled to selectively output data from the parallel outputs to the data inputs of the processor. A communication device preferably includes the calculation unit to facilitate processing of wireless communication signals.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZNB1zs8tKC1JLMnMz0vMyalUSE1Ly0zOTM0rUchNLMlIBRKZyYk5Cql56Zl5qTwMrGmJOcWpvFCam0HBzTXE2UO3tLggsQSoqTg-vSgRRBlYGBoamZiZGxOhBADopyuu</recordid><startdate>20120207</startdate><enddate>20120207</enddate><creator>Buchert, Ryan Samuel</creator><creator>Timmerman, Chayil S</creator><creator>Supplee, Stephan Shane</creator><scope>EFH</scope></search><sort><creationdate>20120207</creationdate><title>Computationally efficient mathematical engine</title><author>Buchert, Ryan Samuel ; Timmerman, Chayil S ; Supplee, Stephan Shane</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_081124673</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Buchert, Ryan Samuel</creatorcontrib><creatorcontrib>Timmerman, Chayil S</creatorcontrib><creatorcontrib>Supplee, Stephan Shane</creatorcontrib><creatorcontrib>InterDigital Technology Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Buchert, Ryan Samuel</au><au>Timmerman, Chayil S</au><au>Supplee, Stephan Shane</au><aucorp>InterDigital Technology Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Computationally efficient mathematical engine</title><date>2012-02-07</date><risdate>2012</risdate><abstract>A method and apparatus perform many different types of algorithms that utilizes a calculation unit capable of utilizing the same multipliers for different algorithms. The calculation unit preferably includes a processor that has a plural number of arithmetic logic unit circuits that are configured to process data in parallel to provide processed data outputs and an adder tree configured to add the processed data outputs from the arithmetic logic circuits. A shift register that has more parallel data outputs then the processor's inputs is controlled to selectively output data from the parallel outputs to the data inputs of the processor. A communication device preferably includes the calculation unit to facilitate processing of wireless communication signals.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08112467
source USPTO Issued Patents
title Computationally efficient mathematical engine
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T14%3A56%3A34IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Buchert,%20Ryan%20Samuel&rft.aucorp=InterDigital%20Technology%20Corporation&rft.date=2012-02-07&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08112467%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true