Quad flat package

A semiconductor package includes a leadframe having first and second level downset lead extensions, a quad flat nonleaded package (QFN) attached to the first level downset lead extension, and a flip chip die attached to the second level downset lead extension. Another embodiment of a semiconductor p...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Espiritu, Emmanuel A, Merilo, Leo A, Abinan, Rachel L, Filoteo, Jr, Dario S
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Espiritu, Emmanuel A
Merilo, Leo A
Abinan, Rachel L
Filoteo, Jr, Dario S
description A semiconductor package includes a leadframe having first and second level downset lead extensions, a quad flat nonleaded package (QFN) attached to the first level downset lead extension, and a flip chip die attached to the second level downset lead extension. Another embodiment of a semiconductor package includes a leadframe having a lead, a first quad flat nonleaded package (QFN) connected to the lead, and a second quad flat nonleaded package invertly connected to a top surface of the first quad flat nonleaded package, wherein the second quad flat nonleaded package is wirebonded to the lead. A third embodiment of a semiconductor package includes a leadframe having a lead with a first level downset lead extension, a quad flat nonleaded package (QFN) connected to the first level downset lead extension, and a first wirebondable die attached to a top or bottom surface of the quad flat nonleaded package.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08097935</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08097935</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080979353</originalsourceid><addsrcrecordid>eNrjZBAMLE1MUUjLSSxRKEhMzk5MT-VhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLA0tzS2NSYCCUAnD0gNg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Quad flat package</title><source>USPTO Issued Patents</source><creator>Espiritu, Emmanuel A ; Merilo, Leo A ; Abinan, Rachel L ; Filoteo, Jr, Dario S</creator><creatorcontrib>Espiritu, Emmanuel A ; Merilo, Leo A ; Abinan, Rachel L ; Filoteo, Jr, Dario S ; STATS ChipPAC, Ltd</creatorcontrib><description>A semiconductor package includes a leadframe having first and second level downset lead extensions, a quad flat nonleaded package (QFN) attached to the first level downset lead extension, and a flip chip die attached to the second level downset lead extension. Another embodiment of a semiconductor package includes a leadframe having a lead, a first quad flat nonleaded package (QFN) connected to the lead, and a second quad flat nonleaded package invertly connected to a top surface of the first quad flat nonleaded package, wherein the second quad flat nonleaded package is wirebonded to the lead. A third embodiment of a semiconductor package includes a leadframe having a lead with a first level downset lead extension, a quad flat nonleaded package (QFN) connected to the first level downset lead extension, and a first wirebondable die attached to a top or bottom surface of the quad flat nonleaded package.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8097935$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8097935$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Espiritu, Emmanuel A</creatorcontrib><creatorcontrib>Merilo, Leo A</creatorcontrib><creatorcontrib>Abinan, Rachel L</creatorcontrib><creatorcontrib>Filoteo, Jr, Dario S</creatorcontrib><creatorcontrib>STATS ChipPAC, Ltd</creatorcontrib><title>Quad flat package</title><description>A semiconductor package includes a leadframe having first and second level downset lead extensions, a quad flat nonleaded package (QFN) attached to the first level downset lead extension, and a flip chip die attached to the second level downset lead extension. Another embodiment of a semiconductor package includes a leadframe having a lead, a first quad flat nonleaded package (QFN) connected to the lead, and a second quad flat nonleaded package invertly connected to a top surface of the first quad flat nonleaded package, wherein the second quad flat nonleaded package is wirebonded to the lead. A third embodiment of a semiconductor package includes a leadframe having a lead with a first level downset lead extension, a quad flat nonleaded package (QFN) connected to the first level downset lead extension, and a first wirebondable die attached to a top or bottom surface of the quad flat nonleaded package.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZBAMLE1MUUjLSSxRKEhMzk5MT-VhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLA0tzS2NSYCCUAnD0gNg</recordid><startdate>20120117</startdate><enddate>20120117</enddate><creator>Espiritu, Emmanuel A</creator><creator>Merilo, Leo A</creator><creator>Abinan, Rachel L</creator><creator>Filoteo, Jr, Dario S</creator><scope>EFH</scope></search><sort><creationdate>20120117</creationdate><title>Quad flat package</title><author>Espiritu, Emmanuel A ; Merilo, Leo A ; Abinan, Rachel L ; Filoteo, Jr, Dario S</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080979353</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Espiritu, Emmanuel A</creatorcontrib><creatorcontrib>Merilo, Leo A</creatorcontrib><creatorcontrib>Abinan, Rachel L</creatorcontrib><creatorcontrib>Filoteo, Jr, Dario S</creatorcontrib><creatorcontrib>STATS ChipPAC, Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Espiritu, Emmanuel A</au><au>Merilo, Leo A</au><au>Abinan, Rachel L</au><au>Filoteo, Jr, Dario S</au><aucorp>STATS ChipPAC, Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Quad flat package</title><date>2012-01-17</date><risdate>2012</risdate><abstract>A semiconductor package includes a leadframe having first and second level downset lead extensions, a quad flat nonleaded package (QFN) attached to the first level downset lead extension, and a flip chip die attached to the second level downset lead extension. Another embodiment of a semiconductor package includes a leadframe having a lead, a first quad flat nonleaded package (QFN) connected to the lead, and a second quad flat nonleaded package invertly connected to a top surface of the first quad flat nonleaded package, wherein the second quad flat nonleaded package is wirebonded to the lead. A third embodiment of a semiconductor package includes a leadframe having a lead with a first level downset lead extension, a quad flat nonleaded package (QFN) connected to the first level downset lead extension, and a first wirebondable die attached to a top or bottom surface of the quad flat nonleaded package.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08097935
source USPTO Issued Patents
title Quad flat package
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-16T08%3A55%3A02IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Espiritu,%20Emmanuel%20A&rft.aucorp=STATS%20ChipPAC,%20Ltd&rft.date=2012-01-17&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08097935%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true