Memory block testing

Memory block testing

A memory block of a memory device is tested by programming a plurality of pages of the memory block, passing the memory block if a number of pages, each programmed in a first programming time, is greater than or equal to a first predetermined number and a number of pages, each programmed in a second...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Gatzemeier, Scott N, Sinipete, Joemar, Gajera, Nevil, Hawes, Mark
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Gatzemeier, Scott N
Sinipete, Joemar
Gajera, Nevil
Hawes, Mark
description A memory block of a memory device is tested by programming a plurality of pages of the memory block, passing the memory block if a number of pages, each programmed in a first programming time, is greater than or equal to a first predetermined number and a number of pages, each programmed in a second programming time, is less than or equal to a second predetermined number, and failing the memory block if a programming time of any one of the pages exceeds a predetermined programming time or if the number of pages programmed in the first programming time is less than the first predetermined number or if the number of pages programmed in the second programming time exceeds the second predetermined number.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08094508</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08094508</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080945083</originalsourceid><addsrcrecordid>eNrjZBDxTc3NL6pUSMrJT85WKEktLsnMS-dhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLA0sTUwMKYCCUAN_4hrw</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Memory block testing</title><source>USPTO Issued Patents</source><creator>Gatzemeier, Scott N ; Sinipete, Joemar ; Gajera, Nevil ; Hawes, Mark</creator><creatorcontrib>Gatzemeier, Scott N ; Sinipete, Joemar ; Gajera, Nevil ; Hawes, Mark ; Micron Technology, Inc</creatorcontrib><description>A memory block of a memory device is tested by programming a plurality of pages of the memory block, passing the memory block if a number of pages, each programmed in a first programming time, is greater than or equal to a first predetermined number and a number of pages, each programmed in a second programming time, is less than or equal to a second predetermined number, and failing the memory block if a programming time of any one of the pages exceeds a predetermined programming time or if the number of pages programmed in the first programming time is less than the first predetermined number or if the number of pages programmed in the second programming time exceeds the second predetermined number.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8094508$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,309,781,803,886,64041</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8094508$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Gatzemeier, Scott N</creatorcontrib><creatorcontrib>Sinipete, Joemar</creatorcontrib><creatorcontrib>Gajera, Nevil</creatorcontrib><creatorcontrib>Hawes, Mark</creatorcontrib><creatorcontrib>Micron Technology, Inc</creatorcontrib><title>Memory block testing</title><description>A memory block of a memory device is tested by programming a plurality of pages of the memory block, passing the memory block if a number of pages, each programmed in a first programming time, is greater than or equal to a first predetermined number and a number of pages, each programmed in a second programming time, is less than or equal to a second predetermined number, and failing the memory block if a programming time of any one of the pages exceeds a predetermined programming time or if the number of pages programmed in the first programming time is less than the first predetermined number or if the number of pages programmed in the second programming time exceeds the second predetermined number.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZBDxTc3NL6pUSMrJT85WKEktLsnMS-dhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elFiSDKwMLA0sTUwMKYCCUAN_4hrw</recordid><startdate>20120110</startdate><enddate>20120110</enddate><creator>Gatzemeier, Scott N</creator><creator>Sinipete, Joemar</creator><creator>Gajera, Nevil</creator><creator>Hawes, Mark</creator><scope>EFH</scope></search><sort><creationdate>20120110</creationdate><title>Memory block testing</title><author>Gatzemeier, Scott N ; Sinipete, Joemar ; Gajera, Nevil ; Hawes, Mark</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080945083</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Gatzemeier, Scott N</creatorcontrib><creatorcontrib>Sinipete, Joemar</creatorcontrib><creatorcontrib>Gajera, Nevil</creatorcontrib><creatorcontrib>Hawes, Mark</creatorcontrib><creatorcontrib>Micron Technology, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Gatzemeier, Scott N</au><au>Sinipete, Joemar</au><au>Gajera, Nevil</au><au>Hawes, Mark</au><aucorp>Micron Technology, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Memory block testing</title><date>2012-01-10</date><risdate>2012</risdate><abstract>A memory block of a memory device is tested by programming a plurality of pages of the memory block, passing the memory block if a number of pages, each programmed in a first programming time, is greater than or equal to a first predetermined number and a number of pages, each programmed in a second programming time, is less than or equal to a second predetermined number, and failing the memory block if a programming time of any one of the pages exceeds a predetermined programming time or if the number of pages programmed in the first programming time is less than the first predetermined number or if the number of pages programmed in the second programming time exceeds the second predetermined number.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08094508
source USPTO Issued Patents
title Memory block testing
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-17T20%3A37%3A47IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Gatzemeier,%20Scott%20N&rft.aucorp=Micron%20Technology,%20Inc&rft.date=2012-01-10&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08094508%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true