Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay

Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay

A proposal for power management control of an interconnect structure based on power state transition control. The power state transition is based on generating early warning signals and an idle timeout value setting based on response time and detection of subsequent requests.

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Hallnor, Erik G, Fang, Zhen, Rotithor, Hemant G
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Hallnor, Erik G
Fang, Zhen
Rotithor, Hemant G
description A proposal for power management control of an interconnect structure based on power state transition control. The power state transition is based on generating early warning signals and an idle timeout value setting based on response time and detection of subsequent requests.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08090967</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08090967</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080909673</originalsourceid><addsrcrecordid>eNqNjrEKwlAMRbs4iPoP-YAKBUHtXBRHB3eJbVoevuaVJKX0B_xug-judELuCbnL7HVNEwmooRGYIGuwkBgCO_Ez1olNUoTUQk99ktlDI_E1U23wQKUG3COUOMOEwoE70NAxxvx3IqRDYvUfoacckBs3nzQO0FDEeZ0tWoxKmy9XGZxPt-qyHXXwZmx677ycozgWZVHuD7s_lDdQvE0g</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay</title><source>USPTO Issued Patents</source><creator>Hallnor, Erik G ; Fang, Zhen ; Rotithor, Hemant G</creator><creatorcontrib>Hallnor, Erik G ; Fang, Zhen ; Rotithor, Hemant G ; Intel Corporation</creatorcontrib><description>A proposal for power management control of an interconnect structure based on power state transition control. The power state transition is based on generating early warning signals and an idle timeout value setting based on response time and detection of subsequent requests.</description><language>eng</language><creationdate>2012</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8090967$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,777,799,882,64018</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8090967$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Hallnor, Erik G</creatorcontrib><creatorcontrib>Fang, Zhen</creatorcontrib><creatorcontrib>Rotithor, Hemant G</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay</title><description>A proposal for power management control of an interconnect structure based on power state transition control. The power state transition is based on generating early warning signals and an idle timeout value setting based on response time and detection of subsequent requests.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2012</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjrEKwlAMRbs4iPoP-YAKBUHtXBRHB3eJbVoevuaVJKX0B_xug-judELuCbnL7HVNEwmooRGYIGuwkBgCO_Ez1olNUoTUQk99ktlDI_E1U23wQKUG3COUOMOEwoE70NAxxvx3IqRDYvUfoacckBs3nzQO0FDEeZ0tWoxKmy9XGZxPt-qyHXXwZmx677ycozgWZVHuD7s_lDdQvE0g</recordid><startdate>20120103</startdate><enddate>20120103</enddate><creator>Hallnor, Erik G</creator><creator>Fang, Zhen</creator><creator>Rotithor, Hemant G</creator><scope>EFH</scope></search><sort><creationdate>20120103</creationdate><title>Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay</title><author>Hallnor, Erik G ; Fang, Zhen ; Rotithor, Hemant G</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080909673</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2012</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Hallnor, Erik G</creatorcontrib><creatorcontrib>Fang, Zhen</creatorcontrib><creatorcontrib>Rotithor, Hemant G</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Hallnor, Erik G</au><au>Fang, Zhen</au><au>Rotithor, Hemant G</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay</title><date>2012-01-03</date><risdate>2012</risdate><abstract>A proposal for power management control of an interconnect structure based on power state transition control. The power state transition is based on generating early warning signals and an idle timeout value setting based on response time and detection of subsequent requests.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08090967
source USPTO Issued Patents
title Power state transition initiation control of memory interconnect based on early warning signal, memory response time, and wakeup delay
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-21T07%3A09%3A39IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Hallnor,%20Erik%20G&rft.aucorp=Intel%20Corporation&rft.date=2012-01-03&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08090967%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true