Semiconductor chip package structure for achieving flip-chip type electrical connection without using wire-bonding process and method for making same
A semiconductor chip package structure for achieving flip-chip electrical connection without using a wire-bonding process includes a package unit, a semiconductor chip, a first insulative layer, first conductive layers, a second insulative layer, and second conductive layers. The package unit has a...
Gespeichert in:
Hauptverfasser: | , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Wang, Bily Yang, Hung-Chou Chang, Jeng-Ru |
description | A semiconductor chip package structure for achieving flip-chip electrical connection without using a wire-bonding process includes a package unit, a semiconductor chip, a first insulative layer, first conductive layers, a second insulative layer, and second conductive layers. The package unit has a receiving groove. The semiconductor chip is received in the receiving groove and has a plurality of conductive pads disposed on its top surface. The first insulative layer is formed between the conductive pads to insulate the conductive pads. The first conductive layers are formed on the first insulative layer and the package unit, and one side of each first conductive layer is electrically connected to the corresponding conductive pad. The second insulative layer is formed between the first conductive layers in order to insulate the first conductive layers from each other. The second conductive layers are respectively formed on the other opposite sides of the first conductive layers. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08053904</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08053904</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080539043</originalsourceid><addsrcrecordid>eNqNjUsKwkAQRLNxIeod-gKBQBR0LYp73Us76SSN82N6xuBBvK8zwQO4KqpfVdey-lzJsHK2Syq6AGpkDx7VEwcCiSFfUyDoM8LM6MV2gF6zr-dkfHsC0qRiYIUa8iObDTsLE8fRpQhJSmXiQPUjzxTjg1MkAmg7MJRj3Txg8FmooKF1tehRC21-uqrgfLodL3USj5FslPsQsEizb3btodm2f0S-gnVS9Q</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor chip package structure for achieving flip-chip type electrical connection without using wire-bonding process and method for making same</title><source>USPTO Issued Patents</source><creator>Wang, Bily ; Yang, Hung-Chou ; Chang, Jeng-Ru</creator><creatorcontrib>Wang, Bily ; Yang, Hung-Chou ; Chang, Jeng-Ru ; Harvatek Corporation</creatorcontrib><description>A semiconductor chip package structure for achieving flip-chip electrical connection without using a wire-bonding process includes a package unit, a semiconductor chip, a first insulative layer, first conductive layers, a second insulative layer, and second conductive layers. The package unit has a receiving groove. The semiconductor chip is received in the receiving groove and has a plurality of conductive pads disposed on its top surface. The first insulative layer is formed between the conductive pads to insulate the conductive pads. The first conductive layers are formed on the first insulative layer and the package unit, and one side of each first conductive layer is electrically connected to the corresponding conductive pad. The second insulative layer is formed between the first conductive layers in order to insulate the first conductive layers from each other. The second conductive layers are respectively formed on the other opposite sides of the first conductive layers.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8053904$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8053904$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wang, Bily</creatorcontrib><creatorcontrib>Yang, Hung-Chou</creatorcontrib><creatorcontrib>Chang, Jeng-Ru</creatorcontrib><creatorcontrib>Harvatek Corporation</creatorcontrib><title>Semiconductor chip package structure for achieving flip-chip type electrical connection without using wire-bonding process and method for making same</title><description>A semiconductor chip package structure for achieving flip-chip electrical connection without using a wire-bonding process includes a package unit, a semiconductor chip, a first insulative layer, first conductive layers, a second insulative layer, and second conductive layers. The package unit has a receiving groove. The semiconductor chip is received in the receiving groove and has a plurality of conductive pads disposed on its top surface. The first insulative layer is formed between the conductive pads to insulate the conductive pads. The first conductive layers are formed on the first insulative layer and the package unit, and one side of each first conductive layer is electrically connected to the corresponding conductive pad. The second insulative layer is formed between the first conductive layers in order to insulate the first conductive layers from each other. The second conductive layers are respectively formed on the other opposite sides of the first conductive layers.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjUsKwkAQRLNxIeod-gKBQBR0LYp73Us76SSN82N6xuBBvK8zwQO4KqpfVdey-lzJsHK2Syq6AGpkDx7VEwcCiSFfUyDoM8LM6MV2gF6zr-dkfHsC0qRiYIUa8iObDTsLE8fRpQhJSmXiQPUjzxTjg1MkAmg7MJRj3Txg8FmooKF1tehRC21-uqrgfLodL3USj5FslPsQsEizb3btodm2f0S-gnVS9Q</recordid><startdate>20111108</startdate><enddate>20111108</enddate><creator>Wang, Bily</creator><creator>Yang, Hung-Chou</creator><creator>Chang, Jeng-Ru</creator><scope>EFH</scope></search><sort><creationdate>20111108</creationdate><title>Semiconductor chip package structure for achieving flip-chip type electrical connection without using wire-bonding process and method for making same</title><author>Wang, Bily ; Yang, Hung-Chou ; Chang, Jeng-Ru</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080539043</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Wang, Bily</creatorcontrib><creatorcontrib>Yang, Hung-Chou</creatorcontrib><creatorcontrib>Chang, Jeng-Ru</creatorcontrib><creatorcontrib>Harvatek Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wang, Bily</au><au>Yang, Hung-Chou</au><au>Chang, Jeng-Ru</au><aucorp>Harvatek Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor chip package structure for achieving flip-chip type electrical connection without using wire-bonding process and method for making same</title><date>2011-11-08</date><risdate>2011</risdate><abstract>A semiconductor chip package structure for achieving flip-chip electrical connection without using a wire-bonding process includes a package unit, a semiconductor chip, a first insulative layer, first conductive layers, a second insulative layer, and second conductive layers. The package unit has a receiving groove. The semiconductor chip is received in the receiving groove and has a plurality of conductive pads disposed on its top surface. The first insulative layer is formed between the conductive pads to insulate the conductive pads. The first conductive layers are formed on the first insulative layer and the package unit, and one side of each first conductive layer is electrically connected to the corresponding conductive pad. The second insulative layer is formed between the first conductive layers in order to insulate the first conductive layers from each other. The second conductive layers are respectively formed on the other opposite sides of the first conductive layers.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_08053904 |
source | USPTO Issued Patents |
title | Semiconductor chip package structure for achieving flip-chip type electrical connection without using wire-bonding process and method for making same |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T19%3A30%3A21IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wang,%20Bily&rft.aucorp=Harvatek%20Corporation&rft.date=2011-11-08&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08053904%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |