Thermally enhanced semiconductor package and method of producing the same
This invention includes a heat sink structure for use in a semiconductor package that includes a ring structure with down sets and a heat sink connected to the ring structure. The down sets can be slanted or V-shaped. The invention also includes a method of manufacturing a semiconductor package that...
Gespeichert in:
Hauptverfasser: | , , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Kanth, Kolan Ravi Retuta, Danny Vallejo Tan, Hien Boon Sheng, Anthony Sun-Yi Tanary, Susanto Hoong, Patrick Low Tse |
description | This invention includes a heat sink structure for use in a semiconductor package that includes a ring structure with down sets and a heat sink connected to the ring structure. The down sets can be slanted or V-shaped. The invention also includes a method of manufacturing a semiconductor package that includes inserting a substrate with an attached semiconductor chip in a first mold portion, placing a heat sink structure on top of a portion of the substrate, placing a mold release film onto a second mold portion, clamping a second mold portion onto a portion of the heat sink structure, injecting an encapsulant into a mold cavity, wherein the encapsulant surrounds portions of the substrate, semiconductor chip and heat sink structure, curing the encapsulant, whereby the heat sink structure adheres to the encapsulant and singulating the encapsulated assembly to form a semiconductor package. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08039951</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08039951</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080399513</originalsourceid><addsrcrecordid>eNqNyjEKAjEQQNE0FqLeYS4grCyCW4ui_fYyJLPJYjITMrOFt1fBA1i94v-1u4-JWsGcX0CckD0FUCqzFw6LN2lQ0T8xEiAHKGRJAsgEtcmnzxzBEoFioa1bTZiVdj83Dq6X8XzbL1rRiE0fseGX7tT1w3A89H8sb75PNbI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Thermally enhanced semiconductor package and method of producing the same</title><source>USPTO Issued Patents</source><creator>Kanth, Kolan Ravi ; Retuta, Danny Vallejo ; Tan, Hien Boon ; Sheng, Anthony Sun-Yi ; Tanary, Susanto ; Hoong, Patrick Low Tse</creator><creatorcontrib>Kanth, Kolan Ravi ; Retuta, Danny Vallejo ; Tan, Hien Boon ; Sheng, Anthony Sun-Yi ; Tanary, Susanto ; Hoong, Patrick Low Tse ; United Test and Assembly Center Ltd</creatorcontrib><description>This invention includes a heat sink structure for use in a semiconductor package that includes a ring structure with down sets and a heat sink connected to the ring structure. The down sets can be slanted or V-shaped. The invention also includes a method of manufacturing a semiconductor package that includes inserting a substrate with an attached semiconductor chip in a first mold portion, placing a heat sink structure on top of a portion of the substrate, placing a mold release film onto a second mold portion, clamping a second mold portion onto a portion of the heat sink structure, injecting an encapsulant into a mold cavity, wherein the encapsulant surrounds portions of the substrate, semiconductor chip and heat sink structure, curing the encapsulant, whereby the heat sink structure adheres to the encapsulant and singulating the encapsulated assembly to form a semiconductor package.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8039951$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,778,800,883,64024</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8039951$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Kanth, Kolan Ravi</creatorcontrib><creatorcontrib>Retuta, Danny Vallejo</creatorcontrib><creatorcontrib>Tan, Hien Boon</creatorcontrib><creatorcontrib>Sheng, Anthony Sun-Yi</creatorcontrib><creatorcontrib>Tanary, Susanto</creatorcontrib><creatorcontrib>Hoong, Patrick Low Tse</creatorcontrib><creatorcontrib>United Test and Assembly Center Ltd</creatorcontrib><title>Thermally enhanced semiconductor package and method of producing the same</title><description>This invention includes a heat sink structure for use in a semiconductor package that includes a ring structure with down sets and a heat sink connected to the ring structure. The down sets can be slanted or V-shaped. The invention also includes a method of manufacturing a semiconductor package that includes inserting a substrate with an attached semiconductor chip in a first mold portion, placing a heat sink structure on top of a portion of the substrate, placing a mold release film onto a second mold portion, clamping a second mold portion onto a portion of the heat sink structure, injecting an encapsulant into a mold cavity, wherein the encapsulant surrounds portions of the substrate, semiconductor chip and heat sink structure, curing the encapsulant, whereby the heat sink structure adheres to the encapsulant and singulating the encapsulated assembly to form a semiconductor package.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyjEKAjEQQNE0FqLeYS4grCyCW4ui_fYyJLPJYjITMrOFt1fBA1i94v-1u4-JWsGcX0CckD0FUCqzFw6LN2lQ0T8xEiAHKGRJAsgEtcmnzxzBEoFioa1bTZiVdj83Dq6X8XzbL1rRiE0fseGX7tT1w3A89H8sb75PNbI</recordid><startdate>20111018</startdate><enddate>20111018</enddate><creator>Kanth, Kolan Ravi</creator><creator>Retuta, Danny Vallejo</creator><creator>Tan, Hien Boon</creator><creator>Sheng, Anthony Sun-Yi</creator><creator>Tanary, Susanto</creator><creator>Hoong, Patrick Low Tse</creator><scope>EFH</scope></search><sort><creationdate>20111018</creationdate><title>Thermally enhanced semiconductor package and method of producing the same</title><author>Kanth, Kolan Ravi ; Retuta, Danny Vallejo ; Tan, Hien Boon ; Sheng, Anthony Sun-Yi ; Tanary, Susanto ; Hoong, Patrick Low Tse</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080399513</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Kanth, Kolan Ravi</creatorcontrib><creatorcontrib>Retuta, Danny Vallejo</creatorcontrib><creatorcontrib>Tan, Hien Boon</creatorcontrib><creatorcontrib>Sheng, Anthony Sun-Yi</creatorcontrib><creatorcontrib>Tanary, Susanto</creatorcontrib><creatorcontrib>Hoong, Patrick Low Tse</creatorcontrib><creatorcontrib>United Test and Assembly Center Ltd</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Kanth, Kolan Ravi</au><au>Retuta, Danny Vallejo</au><au>Tan, Hien Boon</au><au>Sheng, Anthony Sun-Yi</au><au>Tanary, Susanto</au><au>Hoong, Patrick Low Tse</au><aucorp>United Test and Assembly Center Ltd</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Thermally enhanced semiconductor package and method of producing the same</title><date>2011-10-18</date><risdate>2011</risdate><abstract>This invention includes a heat sink structure for use in a semiconductor package that includes a ring structure with down sets and a heat sink connected to the ring structure. The down sets can be slanted or V-shaped. The invention also includes a method of manufacturing a semiconductor package that includes inserting a substrate with an attached semiconductor chip in a first mold portion, placing a heat sink structure on top of a portion of the substrate, placing a mold release film onto a second mold portion, clamping a second mold portion onto a portion of the heat sink structure, injecting an encapsulant into a mold cavity, wherein the encapsulant surrounds portions of the substrate, semiconductor chip and heat sink structure, curing the encapsulant, whereby the heat sink structure adheres to the encapsulant and singulating the encapsulated assembly to form a semiconductor package.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_08039951 |
source | USPTO Issued Patents |
title | Thermally enhanced semiconductor package and method of producing the same |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-16T00%3A22%3A09IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Kanth,%20Kolan%20Ravi&rft.aucorp=United%20Test%20and%20Assembly%20Center%20Ltd&rft.date=2011-10-18&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08039951%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |