System and method for virtualizing processor and interrupt priorities

Dispatching of interrupts to a processor is conditionally suppressed, that is, only if an old priority value and a new priority value are either both less than or both greater than a maximum pending priority value. This conditional avoidance of dispatching is preferably implemented by a virtual prio...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Weissman, Boris
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Weissman, Boris
description	Dispatching of interrupts to a processor is conditionally suppressed, that is, only if an old priority value and a new priority value are either both less than or both greater than a maximum pending priority value. This conditional avoidance of dispatching is preferably implemented by a virtual priority module within a binary translator in a virtualized computer system and relates to interrupts directed to a virtualized processor by a virtualized local APIC.
format	Patent
fullrecord	<record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08037227</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08037227</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080372273</originalsourceid><addsrcrecordid>eNrjZHANriwuSc1VSMxLUchNLcnIT1FIyy9SKMssKilNzMmsysxLVygoyk9OLS4GCoNUZeaVpBYVlRaUAMUz84sySzJTi3kYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogysDAwNjcyMjcmQgkAHFI1Bg</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>System and method for virtualizing processor and interrupt priorities</title><source>USPTO Issued Patents</source><creator>Weissman, Boris</creator><creatorcontrib>Weissman, Boris ; VMware, Inc</creatorcontrib><description>Dispatching of interrupts to a processor is conditionally suppressed, that is, only if an old priority value and a new priority value are either both less than or both greater than a maximum pending priority value. This conditional avoidance of dispatching is preferably implemented by a virtual priority module within a binary translator in a virtualized computer system and relates to interrupts directed to a virtualized processor by a virtualized local APIC.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8037227$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8037227$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Weissman, Boris</creatorcontrib><creatorcontrib>VMware, Inc</creatorcontrib><title>System and method for virtualizing processor and interrupt priorities</title><description>Dispatching of interrupts to a processor is conditionally suppressed, that is, only if an old priority value and a new priority value are either both less than or both greater than a maximum pending priority value. This conditional avoidance of dispatching is preferably implemented by a virtual priority module within a binary translator in a virtualized computer system and relates to interrupts directed to a virtualized processor by a virtualized local APIC.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZHANriwuSc1VSMxLUchNLcnIT1FIyy9SKMssKilNzMmsysxLVygoyk9OLS4GCoNUZeaVpBYVlRaUAMUz84sySzJTi3kYWNMSc4pTeaE0N4OCm2uIs4duaXFBYklqXklxfHpRIogysDAwNjcyMjcmQgkAHFI1Bg</recordid><startdate>20111011</startdate><enddate>20111011</enddate><creator>Weissman, Boris</creator><scope>EFH</scope></search><sort><creationdate>20111011</creationdate><title>System and method for virtualizing processor and interrupt priorities</title><author>Weissman, Boris</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080372273</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Weissman, Boris</creatorcontrib><creatorcontrib>VMware, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Weissman, Boris</au><aucorp>VMware, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>System and method for virtualizing processor and interrupt priorities</title><date>2011-10-11</date><risdate>2011</risdate><abstract>Dispatching of interrupts to a processor is conditionally suppressed, that is, only if an old priority value and a new priority value are either both less than or both greater than a maximum pending priority value. This conditional avoidance of dispatching is preferably implemented by a virtual priority module within a binary translator in a virtualized computer system and relates to interrupts directed to a virtualized processor by a virtualized local APIC.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_uspatents_grants_08037227
source	USPTO Issued Patents
title	System and method for virtualizing processor and interrupt priorities
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-28T00%3A00%3A33IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Weissman,%20Boris&rft.aucorp=VMware,%20Inc&rft.date=2011-10-11&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08037227%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true