Prefetching from dynamic random access memory to a static random access memory

Embodiments of the invention are generally directed to systems, methods, and apparatuses for prefetching from a dynamic random access memory (DRAM) to a static random access memory (SRAM). In some embodiments, prefetch logic receives a prefetch hint associated with a load instruction. The prefetch l...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
Hauptverfasser:	Black, Bryan, Annavaram, Murali M, McCauley, Donald W, Devale, John P
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Black, Bryan Annavaram, Murali M McCauley, Donald W Devale, John P
description	Embodiments of the invention are generally directed to systems, methods, and apparatuses for prefetching from a dynamic random access memory (DRAM) to a static random access memory (SRAM). In some embodiments, prefetch logic receives a prefetch hint associated with a load instruction. The prefetch logic may transfer two or more cache lines from an open page in the DRAM to the SRAM based, at least in part, on the prefetch hint.
format	Patent
fullrecord	<record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08032711</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08032711</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080327113</originalsourceid><addsrcrecordid>eNrjZPALKEpNSy1JzsjMS1dIK8rPVUipzEvMzUxWKErMSwFyE5OTU4uLFXJTc_OLKhVK8hUSFYpLEktwKOBhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elAfUDKwMLA2Mjc0NCYCCUA1Os3Ww</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Prefetching from dynamic random access memory to a static random access memory</title><source>USPTO Issued Patents</source><creator>Black, Bryan ; Annavaram, Murali M ; McCauley, Donald W ; Devale, John P</creator><creatorcontrib>Black, Bryan ; Annavaram, Murali M ; McCauley, Donald W ; Devale, John P ; Intel Corporation</creatorcontrib><description>Embodiments of the invention are generally directed to systems, methods, and apparatuses for prefetching from a dynamic random access memory (DRAM) to a static random access memory (SRAM). In some embodiments, prefetch logic receives a prefetch hint associated with a load instruction. The prefetch logic may transfer two or more cache lines from an open page in the DRAM to the SRAM based, at least in part, on the prefetch hint.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8032711$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8032711$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Black, Bryan</creatorcontrib><creatorcontrib>Annavaram, Murali M</creatorcontrib><creatorcontrib>McCauley, Donald W</creatorcontrib><creatorcontrib>Devale, John P</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><title>Prefetching from dynamic random access memory to a static random access memory</title><description>Embodiments of the invention are generally directed to systems, methods, and apparatuses for prefetching from a dynamic random access memory (DRAM) to a static random access memory (SRAM). In some embodiments, prefetch logic receives a prefetch hint associated with a load instruction. The prefetch logic may transfer two or more cache lines from an open page in the DRAM to the SRAM based, at least in part, on the prefetch hint.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZPALKEpNSy1JzsjMS1dIK8rPVUipzEvMzUxWKErMSwFyE5OTU4uLFXJTc_OLKhVK8hUSFYpLEktwKOBhYE1LzClO5YXS3AwKbq4hzh66pcUFiSWpeSXF8elAfUDKwMLA2Mjc0NCYCCUA1Os3Ww</recordid><startdate>20111004</startdate><enddate>20111004</enddate><creator>Black, Bryan</creator><creator>Annavaram, Murali M</creator><creator>McCauley, Donald W</creator><creator>Devale, John P</creator><scope>EFH</scope></search><sort><creationdate>20111004</creationdate><title>Prefetching from dynamic random access memory to a static random access memory</title><author>Black, Bryan ; Annavaram, Murali M ; McCauley, Donald W ; Devale, John P</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080327113</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Black, Bryan</creatorcontrib><creatorcontrib>Annavaram, Murali M</creatorcontrib><creatorcontrib>McCauley, Donald W</creatorcontrib><creatorcontrib>Devale, John P</creatorcontrib><creatorcontrib>Intel Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Black, Bryan</au><au>Annavaram, Murali M</au><au>McCauley, Donald W</au><au>Devale, John P</au><aucorp>Intel Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Prefetching from dynamic random access memory to a static random access memory</title><date>2011-10-04</date><risdate>2011</risdate><abstract>Embodiments of the invention are generally directed to systems, methods, and apparatuses for prefetching from a dynamic random access memory (DRAM) to a static random access memory (SRAM). In some embodiments, prefetch logic receives a prefetch hint associated with a load instruction. The prefetch logic may transfer two or more cache lines from an open page in the DRAM to the SRAM based, at least in part, on the prefetch hint.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_uspatents_grants_08032711
source	USPTO Issued Patents
title	Prefetching from dynamic random access memory to a static random access memory
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-01T00%3A26%3A05IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Black,%20Bryan&rft.aucorp=Intel%20Corporation&rft.date=2011-10-04&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08032711%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true