Selection circuit and packet processing apparatus

An aspect of the embodiment utilizes a selection circuit that includes a first storage circuit for storing information of m×n bits each corresponding to a choice. The storage circuit indicates whether the corresponding choice is in a selectable state or not. A first round robin circuit for executing...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sumou, Takeshi, Imamura, Katsumi, Fukunaga, Hideyo
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Sumou, Takeshi
Imamura, Katsumi
Fukunaga, Hideyo
description An aspect of the embodiment utilizes a selection circuit that includes a first storage circuit for storing information of m×n bits each corresponding to a choice. The storage circuit indicates whether the corresponding choice is in a selectable state or not. A first round robin circuit for executing a round robin process on the second storage circuit selects one of the bits contained in the corresponding bit string and indicates that a choice is in a selectable state. A second round robin circuit executes the round robin process on the bit string having the m-bit width to select one of the bits indicating that the corresponding choice, and a control circuit controls the first and the second round robin circuit.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08032677</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08032677</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080326773</originalsourceid><addsrcrecordid>eNrjZDAMTs1JTS7JzM9TSM4sSi7NLFFIzEtRKEhMzk4tUSgoyk9OLS7OzEtXSCwoSCxKLCkt5mFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAwsDYyMzc3JgIJQCPuiz6</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Selection circuit and packet processing apparatus</title><source>USPTO Issued Patents</source><creator>Sumou, Takeshi ; Imamura, Katsumi ; Fukunaga, Hideyo</creator><creatorcontrib>Sumou, Takeshi ; Imamura, Katsumi ; Fukunaga, Hideyo ; Fujitsu Limited</creatorcontrib><description>An aspect of the embodiment utilizes a selection circuit that includes a first storage circuit for storing information of m×n bits each corresponding to a choice. The storage circuit indicates whether the corresponding choice is in a selectable state or not. A first round robin circuit for executing a round robin process on the second storage circuit selects one of the bits contained in the corresponding bit string and indicates that a choice is in a selectable state. A second round robin circuit executes the round robin process on the bit string having the m-bit width to select one of the bits indicating that the corresponding choice, and a control circuit controls the first and the second round robin circuit.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8032677$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8032677$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sumou, Takeshi</creatorcontrib><creatorcontrib>Imamura, Katsumi</creatorcontrib><creatorcontrib>Fukunaga, Hideyo</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><title>Selection circuit and packet processing apparatus</title><description>An aspect of the embodiment utilizes a selection circuit that includes a first storage circuit for storing information of m×n bits each corresponding to a choice. The storage circuit indicates whether the corresponding choice is in a selectable state or not. A first round robin circuit for executing a round robin process on the second storage circuit selects one of the bits contained in the corresponding bit string and indicates that a choice is in a selectable state. A second round robin circuit executes the round robin process on the bit string having the m-bit width to select one of the bits indicating that the corresponding choice, and a control circuit controls the first and the second round robin circuit.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDAMTs1JTS7JzM9TSM4sSi7NLFFIzEtRKEhMzk4tUSgoyk9OLS7OzEtXSCwoSCxKLCkt5mFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrAwsDYyMzc3JgIJQCPuiz6</recordid><startdate>20111004</startdate><enddate>20111004</enddate><creator>Sumou, Takeshi</creator><creator>Imamura, Katsumi</creator><creator>Fukunaga, Hideyo</creator><scope>EFH</scope></search><sort><creationdate>20111004</creationdate><title>Selection circuit and packet processing apparatus</title><author>Sumou, Takeshi ; Imamura, Katsumi ; Fukunaga, Hideyo</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080326773</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Sumou, Takeshi</creatorcontrib><creatorcontrib>Imamura, Katsumi</creatorcontrib><creatorcontrib>Fukunaga, Hideyo</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sumou, Takeshi</au><au>Imamura, Katsumi</au><au>Fukunaga, Hideyo</au><aucorp>Fujitsu Limited</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Selection circuit and packet processing apparatus</title><date>2011-10-04</date><risdate>2011</risdate><abstract>An aspect of the embodiment utilizes a selection circuit that includes a first storage circuit for storing information of m×n bits each corresponding to a choice. The storage circuit indicates whether the corresponding choice is in a selectable state or not. A first round robin circuit for executing a round robin process on the second storage circuit selects one of the bits contained in the corresponding bit string and indicates that a choice is in a selectable state. A second round robin circuit executes the round robin process on the bit string having the m-bit width to select one of the bits indicating that the corresponding choice, and a control circuit controls the first and the second round robin circuit.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08032677
source USPTO Issued Patents
title Selection circuit and packet processing apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T19%3A38%3A20IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sumou,%20Takeshi&rft.aucorp=Fujitsu%20Limited&rft.date=2011-10-04&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08032677%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true