Data transfer coherency device and methods thereof

Data transfer coherency device and methods thereof

Methods and a device for performing coherent access requests are disclosed. The methods include receiving a first address associated with a first write or read request. During a write operation, if the first address is associated with a coherent access register, data to be written is stored at a dat...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Sibigtroth, James M, Rhoades, Michael W, Wood, Michael C, Baker, George E
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Sibigtroth, James M
Rhoades, Michael W
Wood, Michael C
Baker, George E
description Methods and a device for performing coherent access requests are disclosed. The methods include receiving a first address associated with a first write or read request. During a write operation, if the first address is associated with a coherent access register, data to be written is stored at a data latch that is connected to a plurality of coherent data access registers. A second address and second data associated with a second write request are received. If the second address matches the first address, the second data and the latched first data are written to the coherent access register. By latching the first data and simultaneously writing the latched first data and the second data, overall coherency of the written data is maintained.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_08015329</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>08015329</sourcerecordid><originalsourceid>FETCH-uspatents_grants_080153293</originalsourceid><addsrcrecordid>eNrjZDBySSxJVCgpSswrTkstUkjOz0gtSs1LrlRISS3LTE5VSMxLUchNLcnITylWKAHJ5afxMLCmJeYUp_JCaW4GBTfXEGcP3dLigsSS1LyS4vh0oHlAysDCwNDU2MjSmAglAJU7LOI</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Data transfer coherency device and methods thereof</title><source>USPTO Issued Patents</source><creator>Sibigtroth, James M ; Rhoades, Michael W ; Wood, Michael C ; Baker, George E</creator><creatorcontrib>Sibigtroth, James M ; Rhoades, Michael W ; Wood, Michael C ; Baker, George E ; Freescale Semiconductor, Inc</creatorcontrib><description>Methods and a device for performing coherent access requests are disclosed. The methods include receiving a first address associated with a first write or read request. During a write operation, if the first address is associated with a coherent access register, data to be written is stored at a data latch that is connected to a plurality of coherent data access registers. A second address and second data associated with a second write request are received. If the second address matches the first address, the second data and the latched first data are written to the coherent access register. By latching the first data and simultaneously writing the latched first data and the second data, overall coherency of the written data is maintained.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8015329$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/8015329$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Sibigtroth, James M</creatorcontrib><creatorcontrib>Rhoades, Michael W</creatorcontrib><creatorcontrib>Wood, Michael C</creatorcontrib><creatorcontrib>Baker, George E</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><title>Data transfer coherency device and methods thereof</title><description>Methods and a device for performing coherent access requests are disclosed. The methods include receiving a first address associated with a first write or read request. During a write operation, if the first address is associated with a coherent access register, data to be written is stored at a data latch that is connected to a plurality of coherent data access registers. A second address and second data associated with a second write request are received. If the second address matches the first address, the second data and the latched first data are written to the coherent access register. By latching the first data and simultaneously writing the latched first data and the second data, overall coherency of the written data is maintained.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZDBySSxJVCgpSswrTkstUkjOz0gtSs1LrlRISS3LTE5VSMxLUchNLcnITylWKAHJ5afxMLCmJeYUp_JCaW4GBTfXEGcP3dLigsSS1LyS4vh0oHlAysDCwNDU2MjSmAglAJU7LOI</recordid><startdate>20110906</startdate><enddate>20110906</enddate><creator>Sibigtroth, James M</creator><creator>Rhoades, Michael W</creator><creator>Wood, Michael C</creator><creator>Baker, George E</creator><scope>EFH</scope></search><sort><creationdate>20110906</creationdate><title>Data transfer coherency device and methods thereof</title><author>Sibigtroth, James M ; Rhoades, Michael W ; Wood, Michael C ; Baker, George E</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_080153293</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Sibigtroth, James M</creatorcontrib><creatorcontrib>Rhoades, Michael W</creatorcontrib><creatorcontrib>Wood, Michael C</creatorcontrib><creatorcontrib>Baker, George E</creatorcontrib><creatorcontrib>Freescale Semiconductor, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Sibigtroth, James M</au><au>Rhoades, Michael W</au><au>Wood, Michael C</au><au>Baker, George E</au><aucorp>Freescale Semiconductor, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Data transfer coherency device and methods thereof</title><date>2011-09-06</date><risdate>2011</risdate><abstract>Methods and a device for performing coherent access requests are disclosed. The methods include receiving a first address associated with a first write or read request. During a write operation, if the first address is associated with a coherent access register, data to be written is stored at a data latch that is connected to a plurality of coherent data access registers. A second address and second data associated with a second write request are received. If the second address matches the first address, the second data and the latched first data are written to the coherent access register. By latching the first data and simultaneously writing the latched first data and the second data, overall coherency of the written data is maintained.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_08015329
source USPTO Issued Patents
title Data transfer coherency device and methods thereof
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-11T04%3A38%3A40IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Sibigtroth,%20James%20M&rft.aucorp=Freescale%20Semiconductor,%20Inc&rft.date=2011-09-06&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E08015329%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true