Method, system and program for developing and scheduling adaptive integrated circuitry and corresponding control or configuration information
A method, system and program are provided for development of an adaptive computing integrated circuit and corresponding configuration information, in which the configuration information provides an operating mode to the adaptive computing integrated circuit. The exemplary system includes a scheduler...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Master, Paul L Hogenauer, Eugene Wu, Bicheng William Chuang, Dan MingLun Benson, Bjorn Freeman |
description | A method, system and program are provided for development of an adaptive computing integrated circuit and corresponding configuration information, in which the configuration information provides an operating mode to the adaptive computing integrated circuit. The exemplary system includes a scheduler, a memory, and a compiler. The scheduler is capable of scheduling a selected algorithm with a plurality of adaptive computing descriptive objects to produce a scheduled algorithm and a selected adaptive computing circuit version. The memory is utilized to store the plurality of adaptive computing descriptive objects and a plurality of adaptive computing circuit versions generated during the scheduling process. The selected adaptive computing circuit version is converted into a hardware description language, for fabrication into the adaptive computing integrated circuit. The compiler generates the configuration information, from the scheduled algorithm and the selected adaptive computing circuit version, for the performance of the algorithm by the adaptive computing integrated circuit. In the exemplary embodiments, multiple versions of configuration information may be generated, for different circuit versions, different feature sets, different operating conditions, and different operating modes. |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07979263</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07979263</sourcerecordid><originalsourceid>FETCH-uspatents_grants_079792633</originalsourceid><addsrcrecordid>eNqNjUEKwjAQRbtxIeod5gAKYsHiWhQ37txLSKZtoM2EyaTQQ3hnp8EDuPp_-O_PX1efJ0pPbg9pToIjmOAgMnVsRmiJweGEA0UfuhIl26PLQzmdieInBB8ElRd0YD3b7IXnAltixhQpuIW3FIRpAH2qtvVd1o6noH0dGovfVqvWDAl3P91UcL-9ro9DTlEHgqS3Li1ybC7N5XSu6z-QL8U6UKU</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Method, system and program for developing and scheduling adaptive integrated circuitry and corresponding control or configuration information</title><source>USPTO Issued Patents</source><creator>Master, Paul L ; Hogenauer, Eugene ; Wu, Bicheng William ; Chuang, Dan MingLun ; Benson, Bjorn Freeman</creator><creatorcontrib>Master, Paul L ; Hogenauer, Eugene ; Wu, Bicheng William ; Chuang, Dan MingLun ; Benson, Bjorn Freeman ; QST Holding, LLC</creatorcontrib><description>A method, system and program are provided for development of an adaptive computing integrated circuit and corresponding configuration information, in which the configuration information provides an operating mode to the adaptive computing integrated circuit. The exemplary system includes a scheduler, a memory, and a compiler. The scheduler is capable of scheduling a selected algorithm with a plurality of adaptive computing descriptive objects to produce a scheduled algorithm and a selected adaptive computing circuit version. The memory is utilized to store the plurality of adaptive computing descriptive objects and a plurality of adaptive computing circuit versions generated during the scheduling process. The selected adaptive computing circuit version is converted into a hardware description language, for fabrication into the adaptive computing integrated circuit. The compiler generates the configuration information, from the scheduled algorithm and the selected adaptive computing circuit version, for the performance of the algorithm by the adaptive computing integrated circuit. In the exemplary embodiments, multiple versions of configuration information may be generated, for different circuit versions, different feature sets, different operating conditions, and different operating modes.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7979263$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,309,781,803,886,64044</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7979263$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Master, Paul L</creatorcontrib><creatorcontrib>Hogenauer, Eugene</creatorcontrib><creatorcontrib>Wu, Bicheng William</creatorcontrib><creatorcontrib>Chuang, Dan MingLun</creatorcontrib><creatorcontrib>Benson, Bjorn Freeman</creatorcontrib><creatorcontrib>QST Holding, LLC</creatorcontrib><title>Method, system and program for developing and scheduling adaptive integrated circuitry and corresponding control or configuration information</title><description>A method, system and program are provided for development of an adaptive computing integrated circuit and corresponding configuration information, in which the configuration information provides an operating mode to the adaptive computing integrated circuit. The exemplary system includes a scheduler, a memory, and a compiler. The scheduler is capable of scheduling a selected algorithm with a plurality of adaptive computing descriptive objects to produce a scheduled algorithm and a selected adaptive computing circuit version. The memory is utilized to store the plurality of adaptive computing descriptive objects and a plurality of adaptive computing circuit versions generated during the scheduling process. The selected adaptive computing circuit version is converted into a hardware description language, for fabrication into the adaptive computing integrated circuit. The compiler generates the configuration information, from the scheduled algorithm and the selected adaptive computing circuit version, for the performance of the algorithm by the adaptive computing integrated circuit. In the exemplary embodiments, multiple versions of configuration information may be generated, for different circuit versions, different feature sets, different operating conditions, and different operating modes.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNjUEKwjAQRbtxIeod5gAKYsHiWhQ37txLSKZtoM2EyaTQQ3hnp8EDuPp_-O_PX1efJ0pPbg9pToIjmOAgMnVsRmiJweGEA0UfuhIl26PLQzmdieInBB8ElRd0YD3b7IXnAltixhQpuIW3FIRpAH2qtvVd1o6noH0dGovfVqvWDAl3P91UcL-9ro9DTlEHgqS3Li1ybC7N5XSu6z-QL8U6UKU</recordid><startdate>20110712</startdate><enddate>20110712</enddate><creator>Master, Paul L</creator><creator>Hogenauer, Eugene</creator><creator>Wu, Bicheng William</creator><creator>Chuang, Dan MingLun</creator><creator>Benson, Bjorn Freeman</creator><scope>EFH</scope></search><sort><creationdate>20110712</creationdate><title>Method, system and program for developing and scheduling adaptive integrated circuitry and corresponding control or configuration information</title><author>Master, Paul L ; Hogenauer, Eugene ; Wu, Bicheng William ; Chuang, Dan MingLun ; Benson, Bjorn Freeman</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_079792633</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Master, Paul L</creatorcontrib><creatorcontrib>Hogenauer, Eugene</creatorcontrib><creatorcontrib>Wu, Bicheng William</creatorcontrib><creatorcontrib>Chuang, Dan MingLun</creatorcontrib><creatorcontrib>Benson, Bjorn Freeman</creatorcontrib><creatorcontrib>QST Holding, LLC</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Master, Paul L</au><au>Hogenauer, Eugene</au><au>Wu, Bicheng William</au><au>Chuang, Dan MingLun</au><au>Benson, Bjorn Freeman</au><aucorp>QST Holding, LLC</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Method, system and program for developing and scheduling adaptive integrated circuitry and corresponding control or configuration information</title><date>2011-07-12</date><risdate>2011</risdate><abstract>A method, system and program are provided for development of an adaptive computing integrated circuit and corresponding configuration information, in which the configuration information provides an operating mode to the adaptive computing integrated circuit. The exemplary system includes a scheduler, a memory, and a compiler. The scheduler is capable of scheduling a selected algorithm with a plurality of adaptive computing descriptive objects to produce a scheduled algorithm and a selected adaptive computing circuit version. The memory is utilized to store the plurality of adaptive computing descriptive objects and a plurality of adaptive computing circuit versions generated during the scheduling process. The selected adaptive computing circuit version is converted into a hardware description language, for fabrication into the adaptive computing integrated circuit. The compiler generates the configuration information, from the scheduled algorithm and the selected adaptive computing circuit version, for the performance of the algorithm by the adaptive computing integrated circuit. In the exemplary embodiments, multiple versions of configuration information may be generated, for different circuit versions, different feature sets, different operating conditions, and different operating modes.</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07979263 |
source | USPTO Issued Patents |
title | Method, system and program for developing and scheduling adaptive integrated circuitry and corresponding control or configuration information |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-16T09%3A28%3A26IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Master,%20Paul%20L&rft.aucorp=QST%20Holding,%20LLC&rft.date=2011-07-12&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07979263%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |