Power supply noise analysis model generating method and power supply noise analysis model generating apparatus

Power supply noise analysis model generating method and power supply noise analysis model generating apparatus

An object is to simplify a power supply noise analysis model of a circuit board. CAD data of the circuit board is obtained from a CAD apparatus, and overlapping power supply islands among power supply islands existing in different layers of the circuit board are extracted as a power supply pair. Nod...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Iwakura, Yoshiyuki, Fujimori, Shogo, Hirai, Tendou, Chida, Hitoshi, Kanei, Kazuyoshi, Nimura, Koutarou
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Iwakura, Yoshiyuki
Fujimori, Shogo
Hirai, Tendou
Chida, Hitoshi
Kanei, Kazuyoshi
Nimura, Koutarou
description An object is to simplify a power supply noise analysis model of a circuit board. CAD data of the circuit board is obtained from a CAD apparatus, and overlapping power supply islands among power supply islands existing in different layers of the circuit board are extracted as a power supply pair. Nodes are arranged in the extracted power supply pair, and the nodes of the power supply pair are projected on the power supply islands to which the power supply pair belongs. A mesh region which encloses each node is determined for each power supply island, and impedance (L, R, C) between nodes is calculated. Then, a power supply noise analysis model is created based on the impedance between nodes in each layer, and a capacitance between layers.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07975253</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07975253</sourcerecordid><originalsourceid>FETCH-uspatents_grants_079752533</originalsourceid><addsrcrecordid>eNrjZMgLyC9PLVIoLi0oyKlUyMvPLE5VSMxLzKkszixWyM1PSc1RSE_NSy1KLMnMS1fITS3JyE8BKkhRKCBFX2JBQSKQWVrMw8CalphTnMoLpbkZFNxcQ5w9dEuLCxJLUvNKiuPTixJBlIG5pbmpkamxMRFKAPHyRJY</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Power supply noise analysis model generating method and power supply noise analysis model generating apparatus</title><source>USPTO Issued Patents</source><creator>Iwakura, Yoshiyuki ; Fujimori, Shogo ; Hirai, Tendou ; Chida, Hitoshi ; Kanei, Kazuyoshi ; Nimura, Koutarou</creator><creatorcontrib>Iwakura, Yoshiyuki ; Fujimori, Shogo ; Hirai, Tendou ; Chida, Hitoshi ; Kanei, Kazuyoshi ; Nimura, Koutarou ; Fujitsu Limited</creatorcontrib><description>An object is to simplify a power supply noise analysis model of a circuit board. CAD data of the circuit board is obtained from a CAD apparatus, and overlapping power supply islands among power supply islands existing in different layers of the circuit board are extracted as a power supply pair. Nodes are arranged in the extracted power supply pair, and the nodes of the power supply pair are projected on the power supply islands to which the power supply pair belongs. A mesh region which encloses each node is determined for each power supply island, and impedance (L, R, C) between nodes is calculated. Then, a power supply noise analysis model is created based on the impedance between nodes in each layer, and a capacitance between layers.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7975253$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7975253$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Iwakura, Yoshiyuki</creatorcontrib><creatorcontrib>Fujimori, Shogo</creatorcontrib><creatorcontrib>Hirai, Tendou</creatorcontrib><creatorcontrib>Chida, Hitoshi</creatorcontrib><creatorcontrib>Kanei, Kazuyoshi</creatorcontrib><creatorcontrib>Nimura, Koutarou</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><title>Power supply noise analysis model generating method and power supply noise analysis model generating apparatus</title><description>An object is to simplify a power supply noise analysis model of a circuit board. CAD data of the circuit board is obtained from a CAD apparatus, and overlapping power supply islands among power supply islands existing in different layers of the circuit board are extracted as a power supply pair. Nodes are arranged in the extracted power supply pair, and the nodes of the power supply pair are projected on the power supply islands to which the power supply pair belongs. A mesh region which encloses each node is determined for each power supply island, and impedance (L, R, C) between nodes is calculated. Then, a power supply noise analysis model is created based on the impedance between nodes in each layer, and a capacitance between layers.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZMgLyC9PLVIoLi0oyKlUyMvPLE5VSMxLzKkszixWyM1PSc1RSE_NSy1KLMnMS1fITS3JyE8BKkhRKCBFX2JBQSKQWVrMw8CalphTnMoLpbkZFNxcQ5w9dEuLCxJLUvNKiuPTixJBlIG5pbmpkamxMRFKAPHyRJY</recordid><startdate>20110705</startdate><enddate>20110705</enddate><creator>Iwakura, Yoshiyuki</creator><creator>Fujimori, Shogo</creator><creator>Hirai, Tendou</creator><creator>Chida, Hitoshi</creator><creator>Kanei, Kazuyoshi</creator><creator>Nimura, Koutarou</creator><scope>EFH</scope></search><sort><creationdate>20110705</creationdate><title>Power supply noise analysis model generating method and power supply noise analysis model generating apparatus</title><author>Iwakura, Yoshiyuki ; Fujimori, Shogo ; Hirai, Tendou ; Chida, Hitoshi ; Kanei, Kazuyoshi ; Nimura, Koutarou</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_079752533</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Iwakura, Yoshiyuki</creatorcontrib><creatorcontrib>Fujimori, Shogo</creatorcontrib><creatorcontrib>Hirai, Tendou</creatorcontrib><creatorcontrib>Chida, Hitoshi</creatorcontrib><creatorcontrib>Kanei, Kazuyoshi</creatorcontrib><creatorcontrib>Nimura, Koutarou</creatorcontrib><creatorcontrib>Fujitsu Limited</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Iwakura, Yoshiyuki</au><au>Fujimori, Shogo</au><au>Hirai, Tendou</au><au>Chida, Hitoshi</au><au>Kanei, Kazuyoshi</au><au>Nimura, Koutarou</au><aucorp>Fujitsu Limited</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Power supply noise analysis model generating method and power supply noise analysis model generating apparatus</title><date>2011-07-05</date><risdate>2011</risdate><abstract>An object is to simplify a power supply noise analysis model of a circuit board. CAD data of the circuit board is obtained from a CAD apparatus, and overlapping power supply islands among power supply islands existing in different layers of the circuit board are extracted as a power supply pair. Nodes are arranged in the extracted power supply pair, and the nodes of the power supply pair are projected on the power supply islands to which the power supply pair belongs. A mesh region which encloses each node is determined for each power supply island, and impedance (L, R, C) between nodes is calculated. Then, a power supply noise analysis model is created based on the impedance between nodes in each layer, and a capacitance between layers.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07975253
source USPTO Issued Patents
title Power supply noise analysis model generating method and power supply noise analysis model generating apparatus
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-12T14%3A48%3A03IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Iwakura,%20Yoshiyuki&rft.aucorp=Fujitsu%20Limited&rft.date=2011-07-05&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07975253%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true