Asynchronous ripple pipeline

An asynchronous ripple pipeline has a plurality of stages, each with a controller and a register. The controller has a register control output, and a combined acknowledgement and request output, together with a request input and an acknowledgement input. The protocol used has a single signal, output...

Ausführliche Beschreibung

Gespeichert in:

Bibliographische Detailangaben
1. Verfasser:	Wielage, Paul
Format:	Patent
Sprache:	eng
Online-Zugang:	Volltext bestellen
Tags:	Tag hinzufügen Keine Tags, Fügen Sie den ersten Tag hinzu!

container_end_page
container_issue
container_start_page
container_title
container_volume
creator	Wielage, Paul
description	An asynchronous ripple pipeline has a plurality of stages, each with a controller and a register. The controller has a register control output, and a combined acknowledgement and request output, together with a request input and an acknowledgement input. The protocol used has a single signal, output on the combined acknowledgement and request output of a stage, that functions both as a request to the next stage and an acknowledgement to the previous stage.
format	Patent
fullrecord	<record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07971038</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07971038</sourcerecordid><originalsourceid>FETCH-uspatents_grants_079710383</originalsourceid><addsrcrecordid>eNrjZJBxLK7MS84oys_LLy1WKMosKMhJVSjILEjNycxL5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NLc0MDYwpgIJQC1zCUl</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Asynchronous ripple pipeline</title><source>USPTO Issued Patents</source><creator>Wielage, Paul</creator><creatorcontrib>Wielage, Paul ; NXP B.V</creatorcontrib><description>An asynchronous ripple pipeline has a plurality of stages, each with a controller and a register. The controller has a register control output, and a combined acknowledgement and request output, together with a request input and an acknowledgement input. The protocol used has a single signal, output on the combined acknowledgement and request output of a stage, that functions both as a request to the next stage and an acknowledgement to the previous stage.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7971038$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7971038$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Wielage, Paul</creatorcontrib><creatorcontrib>NXP B.V</creatorcontrib><title>Asynchronous ripple pipeline</title><description>An asynchronous ripple pipeline has a plurality of stages, each with a controller and a register. The controller has a register control output, and a combined acknowledgement and request output, together with a request input and an acknowledgement input. The protocol used has a single signal, output on the combined acknowledgement and request output of a stage, that functions both as a request to the next stage and an acknowledgement to the previous stage.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZJBxLK7MS84oys_LLy1WKMosKMhJVSjILEjNycxL5WFgTUvMKU7lhdLcDApuriHOHrqlxQWJJal5JcXx6UWJIMrA3NLc0MDYwpgIJQC1zCUl</recordid><startdate>20110628</startdate><enddate>20110628</enddate><creator>Wielage, Paul</creator><scope>EFH</scope></search><sort><creationdate>20110628</creationdate><title>Asynchronous ripple pipeline</title><author>Wielage, Paul</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_079710383</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Wielage, Paul</creatorcontrib><creatorcontrib>NXP B.V</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Wielage, Paul</au><aucorp>NXP B.V</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Asynchronous ripple pipeline</title><date>2011-06-28</date><risdate>2011</risdate><abstract>An asynchronous ripple pipeline has a plurality of stages, each with a controller and a register. The controller has a register control output, and a combined acknowledgement and request output, together with a request input and an acknowledgement input. The protocol used has a single signal, output on the combined acknowledgement and request output of a stage, that functions both as a request to the next stage and an acknowledgement to the previous stage.</abstract><oa>free_for_read</oa></addata></record>
fulltext	fulltext_linktorsrc
identifier
ispartof
issn
language	eng
recordid	cdi_uspatents_grants_07971038
source	USPTO Issued Patents
title	Asynchronous ripple pipeline
url	https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-29T17%3A24%3A15IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Wielage,%20Paul&rft.aucorp=NXP%20B.V&rft.date=2011-06-28&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07971038%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true