Semiconductor connection component
There is a need for providing a technology capable of decreasing on-resistance of a power transistor in a semiconductor device that integrates the power transistor and a control integrated circuit into a single semiconductor chip. There is another need for providing a technology capable of reducing...
Gespeichert in:
Hauptverfasser: | , , , , |
---|---|
Format: | Patent |
Sprache: | eng |
Online-Zugang: | Volltext bestellen |
Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
container_end_page | |
---|---|
container_issue | |
container_start_page | |
container_title | |
container_volume | |
creator | Koike, Nobuya Matsushita, Tsukasa Sato, Hiroshi Okawa, Keiichi Nishikizawa, Atsushi |
description | There is a need for providing a technology capable of decreasing on-resistance of a power transistor in a semiconductor device that integrates the power transistor and a control integrated circuit into a single semiconductor chip. There is another need for providing a technology capable of reducing a chip size of a semiconductor device. A semiconductor chip includes a power transistor formation region to form a power transistor, a logic circuit formation region to form a logic circuit, and an analog circuit formation region to form an analog circuit. A pad is formed in the power transistor formation region. The pad and a lead are connected through a clip whose cross section is larger than that of a wire. On the other hand, a bonding pad is connected through the wire |
format | Patent |
fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07968370</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07968370</sourcerecordid><originalsourceid>FETCH-uspatents_grants_079683703</originalsourceid><addsrcrecordid>eNrjZFAKTs3NTM7PSylNLskvUgCy8lKTSzLz84DM3IL8vNS8Eh4G1rTEnOJUXijNzaDg5hri7KFbWlyQWAJUUByfXpQIogzMLc0sjM0NjIlQAgDXsiep</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Semiconductor connection component</title><source>USPTO Issued Patents</source><creator>Koike, Nobuya ; Matsushita, Tsukasa ; Sato, Hiroshi ; Okawa, Keiichi ; Nishikizawa, Atsushi</creator><creatorcontrib>Koike, Nobuya ; Matsushita, Tsukasa ; Sato, Hiroshi ; Okawa, Keiichi ; Nishikizawa, Atsushi ; Renesas Electronics Corporation</creatorcontrib><description>There is a need for providing a technology capable of decreasing on-resistance of a power transistor in a semiconductor device that integrates the power transistor and a control integrated circuit into a single semiconductor chip. There is another need for providing a technology capable of reducing a chip size of a semiconductor device. A semiconductor chip includes a power transistor formation region to form a power transistor, a logic circuit formation region to form a logic circuit, and an analog circuit formation region to form an analog circuit. A pad is formed in the power transistor formation region. The pad and a lead are connected through a clip whose cross section is larger than that of a wire. On the other hand, a bonding pad is connected through the wire</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7968370$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7968370$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Koike, Nobuya</creatorcontrib><creatorcontrib>Matsushita, Tsukasa</creatorcontrib><creatorcontrib>Sato, Hiroshi</creatorcontrib><creatorcontrib>Okawa, Keiichi</creatorcontrib><creatorcontrib>Nishikizawa, Atsushi</creatorcontrib><creatorcontrib>Renesas Electronics Corporation</creatorcontrib><title>Semiconductor connection component</title><description>There is a need for providing a technology capable of decreasing on-resistance of a power transistor in a semiconductor device that integrates the power transistor and a control integrated circuit into a single semiconductor chip. There is another need for providing a technology capable of reducing a chip size of a semiconductor device. A semiconductor chip includes a power transistor formation region to form a power transistor, a logic circuit formation region to form a logic circuit, and an analog circuit formation region to form an analog circuit. A pad is formed in the power transistor formation region. The pad and a lead are connected through a clip whose cross section is larger than that of a wire. On the other hand, a bonding pad is connected through the wire</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZFAKTs3NTM7PSylNLskvUgCy8lKTSzLz84DM3IL8vNS8Eh4G1rTEnOJUXijNzaDg5hri7KFbWlyQWAJUUByfXpQIogzMLc0sjM0NjIlQAgDXsiep</recordid><startdate>20110628</startdate><enddate>20110628</enddate><creator>Koike, Nobuya</creator><creator>Matsushita, Tsukasa</creator><creator>Sato, Hiroshi</creator><creator>Okawa, Keiichi</creator><creator>Nishikizawa, Atsushi</creator><scope>EFH</scope></search><sort><creationdate>20110628</creationdate><title>Semiconductor connection component</title><author>Koike, Nobuya ; Matsushita, Tsukasa ; Sato, Hiroshi ; Okawa, Keiichi ; Nishikizawa, Atsushi</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_079683703</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Koike, Nobuya</creatorcontrib><creatorcontrib>Matsushita, Tsukasa</creatorcontrib><creatorcontrib>Sato, Hiroshi</creatorcontrib><creatorcontrib>Okawa, Keiichi</creatorcontrib><creatorcontrib>Nishikizawa, Atsushi</creatorcontrib><creatorcontrib>Renesas Electronics Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Koike, Nobuya</au><au>Matsushita, Tsukasa</au><au>Sato, Hiroshi</au><au>Okawa, Keiichi</au><au>Nishikizawa, Atsushi</au><aucorp>Renesas Electronics Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Semiconductor connection component</title><date>2011-06-28</date><risdate>2011</risdate><abstract>There is a need for providing a technology capable of decreasing on-resistance of a power transistor in a semiconductor device that integrates the power transistor and a control integrated circuit into a single semiconductor chip. There is another need for providing a technology capable of reducing a chip size of a semiconductor device. A semiconductor chip includes a power transistor formation region to form a power transistor, a logic circuit formation region to form a logic circuit, and an analog circuit formation region to form an analog circuit. A pad is formed in the power transistor formation region. The pad and a lead are connected through a clip whose cross section is larger than that of a wire. On the other hand, a bonding pad is connected through the wire</abstract><oa>free_for_read</oa></addata></record> |
fulltext | fulltext_linktorsrc |
identifier | |
ispartof | |
issn | |
language | eng |
recordid | cdi_uspatents_grants_07968370 |
source | USPTO Issued Patents |
title | Semiconductor connection component |
url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-20T13%3A43%3A55IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Koike,%20Nobuya&rft.aucorp=Renesas%20Electronics%20Corporation&rft.date=2011-06-28&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07968370%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |