PVD-based metallization methods for fabrication of interconnections in semiconductor devices

Recessed features on a Damascene substrate are filled with metal using plasma PVD. Recessed features having widths of less than about 300 nm, e.g., between about 30-300 nm can be filled with metals (e.g., copper and aluminum), without forming voids. In one approach, the deposition is performed by ex...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Shaviv, Roey, Dulkin, Alexander, Juliano, Daniel, Kinder, Ronald
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Shaviv, Roey
Dulkin, Alexander
Juliano, Daniel
Kinder, Ronald
description Recessed features on a Damascene substrate are filled with metal using plasma PVD. Recessed features having widths of less than about 300 nm, e.g., between about 30-300 nm can be filled with metals (e.g., copper and aluminum), without forming voids. In one approach, the deposition is performed by exposing the substrate to a high-density plasma characterized by high fractional ionization of metal. Under these conditions, the metal is deposited within the recess, without forming large overhang at the opening of the recess. In some embodiments, the metal is deposited within the recess, while diffusion barrier material is simultaneously etched from the field region. In a second approach, recessed features are filled by performing a plurality of profiling cycles, wherein each cycle includes a net etching and a net depositing operation. Etching and depositing parameters are adjusted such that the recessed features are filled without forming overhangs and voids.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07964504</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07964504</sourcerecordid><originalsourceid>FETCH-uspatents_grants_079645043</originalsourceid><addsrcrecordid>eNrjZIgJCHPRTUosTk1RyE0tSczJyaxKLMnMzwPxMvJTihXS8osU0hKTijKTIeL5aQqZeSWpRcn5eXmpySChYqCAQnFqbiZQKKU0uQSoISW1LDM5tZiHgTUtMac4lRdKczMouLmGOHvolhYXJJak5pUUx6cXJYIoA3NLMxNTAxNjIpQAAKzxPXo</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>PVD-based metallization methods for fabrication of interconnections in semiconductor devices</title><source>USPTO Issued Patents</source><creator>Shaviv, Roey ; Dulkin, Alexander ; Juliano, Daniel ; Kinder, Ronald</creator><creatorcontrib>Shaviv, Roey ; Dulkin, Alexander ; Juliano, Daniel ; Kinder, Ronald ; Novellus Systems, Inc</creatorcontrib><description>Recessed features on a Damascene substrate are filled with metal using plasma PVD. Recessed features having widths of less than about 300 nm, e.g., between about 30-300 nm can be filled with metals (e.g., copper and aluminum), without forming voids. In one approach, the deposition is performed by exposing the substrate to a high-density plasma characterized by high fractional ionization of metal. Under these conditions, the metal is deposited within the recess, without forming large overhang at the opening of the recess. In some embodiments, the metal is deposited within the recess, while diffusion barrier material is simultaneously etched from the field region. In a second approach, recessed features are filled by performing a plurality of profiling cycles, wherein each cycle includes a net etching and a net depositing operation. Etching and depositing parameters are adjusted such that the recessed features are filled without forming overhangs and voids.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7964504$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64039</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7964504$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Shaviv, Roey</creatorcontrib><creatorcontrib>Dulkin, Alexander</creatorcontrib><creatorcontrib>Juliano, Daniel</creatorcontrib><creatorcontrib>Kinder, Ronald</creatorcontrib><creatorcontrib>Novellus Systems, Inc</creatorcontrib><title>PVD-based metallization methods for fabrication of interconnections in semiconductor devices</title><description>Recessed features on a Damascene substrate are filled with metal using plasma PVD. Recessed features having widths of less than about 300 nm, e.g., between about 30-300 nm can be filled with metals (e.g., copper and aluminum), without forming voids. In one approach, the deposition is performed by exposing the substrate to a high-density plasma characterized by high fractional ionization of metal. Under these conditions, the metal is deposited within the recess, without forming large overhang at the opening of the recess. In some embodiments, the metal is deposited within the recess, while diffusion barrier material is simultaneously etched from the field region. In a second approach, recessed features are filled by performing a plurality of profiling cycles, wherein each cycle includes a net etching and a net depositing operation. Etching and depositing parameters are adjusted such that the recessed features are filled without forming overhangs and voids.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZIgJCHPRTUosTk1RyE0tSczJyaxKLMnMzwPxMvJTihXS8osU0hKTijKTIeL5aQqZeSWpRcn5eXmpySChYqCAQnFqbiZQKKU0uQSoISW1LDM5tZiHgTUtMac4lRdKczMouLmGOHvolhYXJJak5pUUx6cXJYIoA3NLMxNTAxNjIpQAAKzxPXo</recordid><startdate>20110621</startdate><enddate>20110621</enddate><creator>Shaviv, Roey</creator><creator>Dulkin, Alexander</creator><creator>Juliano, Daniel</creator><creator>Kinder, Ronald</creator><scope>EFH</scope></search><sort><creationdate>20110621</creationdate><title>PVD-based metallization methods for fabrication of interconnections in semiconductor devices</title><author>Shaviv, Roey ; Dulkin, Alexander ; Juliano, Daniel ; Kinder, Ronald</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_079645043</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Shaviv, Roey</creatorcontrib><creatorcontrib>Dulkin, Alexander</creatorcontrib><creatorcontrib>Juliano, Daniel</creatorcontrib><creatorcontrib>Kinder, Ronald</creatorcontrib><creatorcontrib>Novellus Systems, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Shaviv, Roey</au><au>Dulkin, Alexander</au><au>Juliano, Daniel</au><au>Kinder, Ronald</au><aucorp>Novellus Systems, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>PVD-based metallization methods for fabrication of interconnections in semiconductor devices</title><date>2011-06-21</date><risdate>2011</risdate><abstract>Recessed features on a Damascene substrate are filled with metal using plasma PVD. Recessed features having widths of less than about 300 nm, e.g., between about 30-300 nm can be filled with metals (e.g., copper and aluminum), without forming voids. In one approach, the deposition is performed by exposing the substrate to a high-density plasma characterized by high fractional ionization of metal. Under these conditions, the metal is deposited within the recess, without forming large overhang at the opening of the recess. In some embodiments, the metal is deposited within the recess, while diffusion barrier material is simultaneously etched from the field region. In a second approach, recessed features are filled by performing a plurality of profiling cycles, wherein each cycle includes a net etching and a net depositing operation. Etching and depositing parameters are adjusted such that the recessed features are filled without forming overhangs and voids.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07964504
source USPTO Issued Patents
title PVD-based metallization methods for fabrication of interconnections in semiconductor devices
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2024-12-22T04%3A28%3A32IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Shaviv,%20Roey&rft.aucorp=Novellus%20Systems,%20Inc&rft.date=2011-06-21&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07964504%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true