Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same

A semiconductor device structure and method for manufacture includes a substrate having a top first layer; a second thin transition layer located on top of the first layer; and, a third layer located on top of the transition layer, wherein the second thin transition layer provides strong adhesion an...

Ausführliche Beschreibung

Gespeichert in:
Bibliographische Detailangaben
Hauptverfasser: Edelstein, Daniel C, Grill, Alfred, Patel, Vishnubhai V, Restaino, Darryl D
Format: Patent
Sprache:eng
Online-Zugang:Volltext bestellen
Tags: Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
container_end_page
container_issue
container_start_page
container_title
container_volume
creator Edelstein, Daniel C
Grill, Alfred
Patel, Vishnubhai V
Restaino, Darryl D
description A semiconductor device structure and method for manufacture includes a substrate having a top first layer; a second thin transition layer located on top of the first layer; and, a third layer located on top of the transition layer, wherein the second thin transition layer provides strong adhesion and cohesive strength between the first and third layers of the structure. Additionally, a semiconductor device structure and method for manufacture includes an insulating structure comprising a multitude of dielectric and conductive layers with respective transition bonding layers disposed to enhance interfacial strength among the different layers. Further, an electronic device structure incorporates layers of insulating and conductive materials as intralevel or interlevel dielectrics in a back-end-of-the-line ("BEOL") wiring structure in which the interfacial strength between different pairs of dielectric films is enhanced by a thin intermediate transition bonding layer.
format Patent
fullrecord <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07888741</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07888741</sourcerecordid><originalsourceid>FETCH-uspatents_grants_078887413</originalsourceid><addsrcrecordid>eNqNyrEKwjAQgOEsDqK-w72AoCi0e1G6OdRdjuTSHLRJuLvq66vgAzh9w_-vXRhMFm-LkMKLLQHPVcqTAnA2koiecQI1oTx-aokwcHfrITBN5E3YK2AOMJOlEiAWgSpUUTiPYIlAcaatW0WclHY_Nw6ul3vX7xetaJRNH6Pgl0PTtm1zPp7-WN676j_m</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same</title><source>USPTO Issued Patents</source><creator>Edelstein, Daniel C ; Grill, Alfred ; Patel, Vishnubhai V ; Restaino, Darryl D</creator><creatorcontrib>Edelstein, Daniel C ; Grill, Alfred ; Patel, Vishnubhai V ; Restaino, Darryl D ; International Business Machines Corporation</creatorcontrib><description>A semiconductor device structure and method for manufacture includes a substrate having a top first layer; a second thin transition layer located on top of the first layer; and, a third layer located on top of the transition layer, wherein the second thin transition layer provides strong adhesion and cohesive strength between the first and third layers of the structure. Additionally, a semiconductor device structure and method for manufacture includes an insulating structure comprising a multitude of dielectric and conductive layers with respective transition bonding layers disposed to enhance interfacial strength among the different layers. Further, an electronic device structure incorporates layers of insulating and conductive materials as intralevel or interlevel dielectrics in a back-end-of-the-line ("BEOL") wiring structure in which the interfacial strength between different pairs of dielectric films is enhanced by a thin intermediate transition bonding layer.</description><language>eng</language><creationdate>2011</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7888741$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,776,798,881,64012</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7888741$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Edelstein, Daniel C</creatorcontrib><creatorcontrib>Grill, Alfred</creatorcontrib><creatorcontrib>Patel, Vishnubhai V</creatorcontrib><creatorcontrib>Restaino, Darryl D</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><title>Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same</title><description>A semiconductor device structure and method for manufacture includes a substrate having a top first layer; a second thin transition layer located on top of the first layer; and, a third layer located on top of the transition layer, wherein the second thin transition layer provides strong adhesion and cohesive strength between the first and third layers of the structure. Additionally, a semiconductor device structure and method for manufacture includes an insulating structure comprising a multitude of dielectric and conductive layers with respective transition bonding layers disposed to enhance interfacial strength among the different layers. Further, an electronic device structure incorporates layers of insulating and conductive materials as intralevel or interlevel dielectrics in a back-end-of-the-line ("BEOL") wiring structure in which the interfacial strength between different pairs of dielectric films is enhanced by a thin intermediate transition bonding layer.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2011</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNqNyrEKwjAQgOEsDqK-w72AoCi0e1G6OdRdjuTSHLRJuLvq66vgAzh9w_-vXRhMFm-LkMKLLQHPVcqTAnA2koiecQI1oTx-aokwcHfrITBN5E3YK2AOMJOlEiAWgSpUUTiPYIlAcaatW0WclHY_Nw6ul3vX7xetaJRNH6Pgl0PTtm1zPp7-WN676j_m</recordid><startdate>20110215</startdate><enddate>20110215</enddate><creator>Edelstein, Daniel C</creator><creator>Grill, Alfred</creator><creator>Patel, Vishnubhai V</creator><creator>Restaino, Darryl D</creator><scope>EFH</scope></search><sort><creationdate>20110215</creationdate><title>Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same</title><author>Edelstein, Daniel C ; Grill, Alfred ; Patel, Vishnubhai V ; Restaino, Darryl D</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_078887413</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2011</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Edelstein, Daniel C</creatorcontrib><creatorcontrib>Grill, Alfred</creatorcontrib><creatorcontrib>Patel, Vishnubhai V</creatorcontrib><creatorcontrib>Restaino, Darryl D</creatorcontrib><creatorcontrib>International Business Machines Corporation</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Edelstein, Daniel C</au><au>Grill, Alfred</au><au>Patel, Vishnubhai V</au><au>Restaino, Darryl D</au><aucorp>International Business Machines Corporation</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same</title><date>2011-02-15</date><risdate>2011</risdate><abstract>A semiconductor device structure and method for manufacture includes a substrate having a top first layer; a second thin transition layer located on top of the first layer; and, a third layer located on top of the transition layer, wherein the second thin transition layer provides strong adhesion and cohesive strength between the first and third layers of the structure. Additionally, a semiconductor device structure and method for manufacture includes an insulating structure comprising a multitude of dielectric and conductive layers with respective transition bonding layers disposed to enhance interfacial strength among the different layers. Further, an electronic device structure incorporates layers of insulating and conductive materials as intralevel or interlevel dielectrics in a back-end-of-the-line ("BEOL") wiring structure in which the interfacial strength between different pairs of dielectric films is enhanced by a thin intermediate transition bonding layer.</abstract><oa>free_for_read</oa></addata></record>
fulltext fulltext_linktorsrc
identifier
ispartof
issn
language eng
recordid cdi_uspatents_grants_07888741
source USPTO Issued Patents
title Structures with improved interfacial strength of SiCOH dielectrics and method for preparing the same
url https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-02-07T06%3A16%3A50IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Edelstein,%20Daniel%20C&rft.aucorp=International%20Business%20Machines%20Corporation&rft.date=2011-02-15&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07888741%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true