IC package structures for high power dissipation and low RDSon
IC package structures for high power dissipation and low RDSon. The package can be considered an inverted QFN package typically manufactured from a double etched lead frame that is then formed (stamped) to receive the electronic devices for connection and wire bonding to the lead frame leads, follow...
Gespeichert in:
| Hauptverfasser: | , |
|---|---|
| Format: | Patent |
| Sprache: | eng |
| Online-Zugang: | Volltext bestellen |
| Tags: |
Tag hinzufügen
Keine Tags, Fügen Sie den ersten Tag hinzu!
|
| container_end_page | |
|---|---|
| container_issue | |
| container_start_page | |
| container_title | |
| container_volume | |
| creator | Cate, Steven D Ghai, Ajay Kumar |
| description | IC package structures for high power dissipation and low RDSon. The package can be considered an inverted QFN package typically manufactured from a double etched lead frame that is then formed (stamped) to receive the electronic devices for connection and wire bonding to the lead frame leads, followed by potting and dicing. Using a split paddle allows the packaging of multiple, electrically isolated power devices. The package is particularly advantageous for packaging vertical power MOSFET devices. Various embodiments are disclosed. |
| format | Patent |
| fullrecord | <record><control><sourceid>uspatents_EFH</sourceid><recordid>TN_cdi_uspatents_grants_07851897</recordid><sourceformat>XML</sourceformat><sourcesystem>PC</sourcesystem><sourcerecordid>07851897</sourcerecordid><originalsourceid>FETCH-uspatents_grants_078518973</originalsourceid><addsrcrecordid>eNrjZLDzdFYoSEzOTkxPVSguKSpNLiktSi1WSMsvUsjITM9QKMgvTy1SSMksLs4sSCzJzM9TSMxLUcjJL1cIcgnOz-NhYE1LzClO5YXS3AwKbq4hzh66pcVA5al5JcXx6UWJIMrA3MLU0MLS3JgIJQDtejEP</addsrcrecordid><sourcetype>Open Access Repository</sourcetype><iscdi>true</iscdi><recordtype>patent</recordtype></control><display><type>patent</type><title>IC package structures for high power dissipation and low RDSon</title><source>USPTO Issued Patents</source><creator>Cate, Steven D ; Ghai, Ajay Kumar</creator><creatorcontrib>Cate, Steven D ; Ghai, Ajay Kumar ; Maxim Integrated Products, Inc</creatorcontrib><description>IC package structures for high power dissipation and low RDSon. The package can be considered an inverted QFN package typically manufactured from a double etched lead frame that is then formed (stamped) to receive the electronic devices for connection and wire bonding to the lead frame leads, followed by potting and dicing. Using a split paddle allows the packaging of multiple, electrically isolated power devices. The package is particularly advantageous for packaging vertical power MOSFET devices. Various embodiments are disclosed.</description><language>eng</language><creationdate>2010</creationdate><oa>free_for_read</oa><woscitedreferencessubscribed>false</woscitedreferencessubscribed></display><links><openurl>$$Topenurl_article</openurl><openurlfulltext>$$Topenurlfull_article</openurlfulltext><thumbnail>$$Tsyndetics_thumb_exl</thumbnail><linktopdf>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7851897$$EPDF$$P50$$Guspatents$$Hfree_for_read</linktopdf><link.rule.ids>230,308,780,802,885,64038</link.rule.ids><linktorsrc>$$Uhttps://image-ppubs.uspto.gov/dirsearch-public/print/downloadPdf/7851897$$EView_record_in_USPTO$$FView_record_in_$$GUSPTO$$Hfree_for_read</linktorsrc></links><search><creatorcontrib>Cate, Steven D</creatorcontrib><creatorcontrib>Ghai, Ajay Kumar</creatorcontrib><creatorcontrib>Maxim Integrated Products, Inc</creatorcontrib><title>IC package structures for high power dissipation and low RDSon</title><description>IC package structures for high power dissipation and low RDSon. The package can be considered an inverted QFN package typically manufactured from a double etched lead frame that is then formed (stamped) to receive the electronic devices for connection and wire bonding to the lead frame leads, followed by potting and dicing. Using a split paddle allows the packaging of multiple, electrically isolated power devices. The package is particularly advantageous for packaging vertical power MOSFET devices. Various embodiments are disclosed.</description><fulltext>true</fulltext><rsrctype>patent</rsrctype><creationdate>2010</creationdate><recordtype>patent</recordtype><sourceid>EFH</sourceid><recordid>eNrjZLDzdFYoSEzOTkxPVSguKSpNLiktSi1WSMsvUsjITM9QKMgvTy1SSMksLs4sSCzJzM9TSMxLUcjJL1cIcgnOz-NhYE1LzClO5YXS3AwKbq4hzh66pcVA5al5JcXx6UWJIMrA3MLU0MLS3JgIJQDtejEP</recordid><startdate>20101214</startdate><enddate>20101214</enddate><creator>Cate, Steven D</creator><creator>Ghai, Ajay Kumar</creator><scope>EFH</scope></search><sort><creationdate>20101214</creationdate><title>IC package structures for high power dissipation and low RDSon</title><author>Cate, Steven D ; Ghai, Ajay Kumar</author></sort><facets><frbrtype>5</frbrtype><frbrgroupid>cdi_FETCH-uspatents_grants_078518973</frbrgroupid><rsrctype>patents</rsrctype><prefilter>patents</prefilter><language>eng</language><creationdate>2010</creationdate><toplevel>online_resources</toplevel><creatorcontrib>Cate, Steven D</creatorcontrib><creatorcontrib>Ghai, Ajay Kumar</creatorcontrib><creatorcontrib>Maxim Integrated Products, Inc</creatorcontrib><collection>USPTO Issued Patents</collection></facets><delivery><delcategory>Remote Search Resource</delcategory><fulltext>fulltext_linktorsrc</fulltext></delivery><addata><au>Cate, Steven D</au><au>Ghai, Ajay Kumar</au><aucorp>Maxim Integrated Products, Inc</aucorp><format>patent</format><genre>patent</genre><ristype>GEN</ristype><title>IC package structures for high power dissipation and low RDSon</title><date>2010-12-14</date><risdate>2010</risdate><abstract>IC package structures for high power dissipation and low RDSon. The package can be considered an inverted QFN package typically manufactured from a double etched lead frame that is then formed (stamped) to receive the electronic devices for connection and wire bonding to the lead frame leads, followed by potting and dicing. Using a split paddle allows the packaging of multiple, electrically isolated power devices. The package is particularly advantageous for packaging vertical power MOSFET devices. Various embodiments are disclosed.</abstract><oa>free_for_read</oa></addata></record> |
| fulltext | fulltext_linktorsrc |
| identifier | |
| ispartof | |
| issn | |
| language | eng |
| recordid | cdi_uspatents_grants_07851897 |
| source | USPTO Issued Patents |
| title | IC package structures for high power dissipation and low RDSon |
| url | https://sfx.bib-bvb.de/sfx_tum?ctx_ver=Z39.88-2004&ctx_enc=info:ofi/enc:UTF-8&ctx_tim=2025-01-09T08%3A26%3A29IST&url_ver=Z39.88-2004&url_ctx_fmt=infofi/fmt:kev:mtx:ctx&rfr_id=info:sid/primo.exlibrisgroup.com:primo3-Article-uspatents_EFH&rft_val_fmt=info:ofi/fmt:kev:mtx:patent&rft.genre=patent&rft.au=Cate,%20Steven%20D&rft.aucorp=Maxim%20Integrated%20Products,%20Inc&rft.date=2010-12-14&rft_id=info:doi/&rft_dat=%3Cuspatents_EFH%3E07851897%3C/uspatents_EFH%3E%3Curl%3E%3C/url%3E&disable_directlink=true&sfx.directlink=off&sfx.report_link=0&rft_id=info:oai/&rft_id=info:pmid/&rfr_iscdi=true |